HT46RS03P.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 HT46RS03P 데이타시트 다운로드

No Preview Available !

HT46RS03/HT46RS03E/HT46RS03P/HT46RS03PE
2K 8-Bit OTP MCU with OPA & Comparator
Technical Document
· Tools Information
· FAQs
· Application Note
- HA0075E MCU Reset and Oscillator Circuits Application Note
Features
· Operating voltage:
fSYS= 4MHz: 2.2V~5.5V
fSYS= 8MHz: 3.3V~5.5V
fSYS= 16MHz: 4.5V~5.5V
· OTP Program Memory: 2K´15 ROM
· RAM Data Memory: 128´8 RAM
· 16 bidirectional I/O lines
· External interrupt input shared with an I/O line
· Single 8-bit programmable Timer/Event Counters
with overflow interrupt and 7-stage prescaler
· Single 16-bit programmable Timer/Event Counter
with overflow interrupt
· External crystal and RC oscillator
· Watchdog Timer function
· PFD for audio frequency generation
· Power down and wake-up functions to reduce power
consumption
· Up to 0.25ms instruction cycle with 16MHz system
clock at VDD= 5V
· 4-level subroutine nesting
· Bit manipulation instruction
· Table read instructions
· 63 powerful instructions
· All instructions executed in one or two machine
cycles
· Low voltage reset function
· Three integrated operational amplifiers
- one with programmable gain control
· Single comparator with interrupt function
· Embedded 5V LDO in HT46RS03P
· 128´8 EEPROM in HT46RS03E or HT46RS03PE
· Range of package types
General Description
These devices are 8-bit, high performance, RISC archi-
tecture microcontroller device specifically designed for
operational amplifier applications that can be used to in-
terface directly to ultrasonic transducers.
The advantages of low power consumption, I/O flexibil-
ity, programmable frequency divider, timer functions,
oscillator options, internal comparator, internal opera-
tional amplifiers, power-down and wake-up functions,
enhance the versatility of these devices to suit a wide
range of application possibilities such as remote control
appliances, car reversing systems, level meters, etc.
EEPROM memory is incorporated into HT46RS03E or
HT46RS03PE device, which is useful for applications
that require an area of non-volatile memory, perhaps to
store information such as calibration parameters, part
numbers etc. Most features are common to all devices,
however, they differ in the provision of an LDO and
EEPROM as well as package types.
Rev. 1.30
1 March 12, 2009

No Preview Available !

HT46RS03/HT46RS03E/HT46RS03P/HT46RS03PE
Selection Table
Most features are common to all devices, the main feature distinguishing them are the inclusion of LDO and EEPROM
functions, as well as available package types. The following table summarises the main features of each device.
Part No.
HT46RS03
HT46RS03E
VDD
Program Data Memory
Timer Interrupt
Package
VIN Memory SRAM EEPROM I/O 8-bit 16-bit Ext. Int. LDO OPA CMP PFD Stack Types
16NSOP,
¾ 16/20DIP,
2.2V~
5.5V ¾
2K´15 128´8
16/20SSOP
16 1 1 1 3 ¾ 3 1 Ö 4
128´8
20SOP
16NSOP,
HT46RS03P
¾ 15
16/20DIP,
5.5V~
5.0V 24V 2K´15 128´8
16/20SSOP
1 1 13 Ö 3 1 Ö 4
HT46RS03PE
128´8 16
20/24SOP
Block Diagram
The following block diagram illustrates the main functional blocks.
O SC1 O SC2
R E S IN T
P A 0~P A 7
O SC
C ir c u it
8 - b it R IS C
M C U C o re
ROM
2K x15
RAM
128x8
P o rt A
P B 0~P B 7
P o rt B
EEPRO M
128x8
LD O
V DD
O PA1
R e g is te r
O PA1
A 1P A 1N
A 1E
O PA2
R e g is te r
O PA2
O PA3
R e g is te r
CNSEL
O PA3
COM P
R e g is te r
TM R 0
fS Y S
A 1E
TM R 1
fS Y S
fS Y S /4
COM P
M UX
8 - b it
T im e r 0
M UX
1 6 - b it
T im e r 1
A 2E A 3N
A 3E C N C P
CE
PFD 0
M UX
PFD 1
V IN
VO UT
V D D /V D D A
V S S /V S S A
PFD
Rev. 1.30
2 March 12, 2009

No Preview Available !

HT46RS03/HT46RS03E/HT46RS03P/HT46RS03PE
Pin Assignment
PB7
V D D /A V D D
O SC1
P B 6 /O S C 2
RES
P A 1 /IN T /T M R 0
P A 0 /P F D
P B 1 /C N /T M R 1
1
2
3
4
5
6
7
8
16 V S S ,A V S S
1 5 P A 2 /A 1 P
1 4 P A 3 /A 1 N
1 3 P A 4 /A 1 E
1 2 P A 5 /A 2 E
1 1 P A 6 /A 3 N
1 0 P A 7 /A 3 E /C N
9 P B 0 /C P
H T46R S 03
1 6 D IP -A /N S O P -A /S S O P -A
PB7
V D D /A V D D
O SC1
P B 6 /O S C 2
RES
PB5
PB4
P A 1 /IN T /T M R 0
P A 0 /P F D
PB3
1
2
3
4
5
6
7
8
9
10
2 0 V S S /A V S S
1 9 P A 2 /A 1 P
1 8 P A 3 /A 1 N
1 7 P A 4 /A 1 E
1 6 P A 5 /A 2 E
1 5 P A 6 /A 3 N
1 4 P A 7 /A 3 E /C N
1 3 P B 0 /C P
1 2 P B 1 /C N /T M R 1
1 1 P B 2 /C E
H T46R S 03
2 0 D IP -A /S S O P -A
PB7
V D D /A V D D
O SC1
P B 6 /O S C 2
RES
S C L /P B 5
S D A /P B 4
P A 1 /IN T /T M R 0
P A 0 /P F D
PB3
1 20
2 19
3 18
4 17
5 16
6 15
7 14
8 13
9 12
10 11
H T46R S 03E
2 0 S O P -A
V S S /A V S S
P A 2 /A 1 P
P A 3 /A 1 N
P A 4 /A 1 E
P A 5 /A 2 E
P A 6 /A 3 N
P A 7 /A 3 E /C N
P B 0 /C P
P B 1 /C N /T M R 1
P B 2 /C E
V IN
V D D /A V D D /V O U T
O SC1
P B 6 /O S C 2
RES
P A 1 /IN T /T M R 0
P A 0 /P F D
P B 1 /C N /T M R 1
1
2
3
4
5
6
7
8
16 V S S ,A V S S
1 5 P A 2 /A 1 P
1 4 P A 3 /A 1 N
1 3 P A 4 /A 1 E
1 2 P A 5 /A 2 E
1 1 P A 6 /A 3 N
1 0 P A 7 /A 3 E /C N
9 P B 0 /C P
H T46R S 03P
1 6 D IP -B /N S O P -A /S S O P -B
V IN
V D D /A V D D /V O U T
O SC1
P B 6 /O S C 2
RES
PB5
PB4
P A 1 /IN T /T M R 0
P A 0 /P F D
PB3
1
2
3
4
5
6
7
8
9
10
2 0 V S S /A V S S
1 9 P A 2 /A 1 P
1 8 P A 3 /A 1 N
1 7 P A 4 /A 1 E
1 6 P A 5 /A 2 E
1 5 P A 6 /A 3 N
1 4 P A 7 /A 3 E /C N
1 3 P B 0 /C P
1 2 P B 1 /C N /T M R 1
1 1 P B 2 /C E
H T46R S 03P
2 0 D IP -B /S S O P -B
V IN
V D D /A V D D /V O U T
O SC1
P B 6 /O S C 2
RES
S C L /P B 5
S D A /P B 4
P A 1 /IN T /T M R 0
P A 0 /P F D
PB3
1 20
2 19
3 18
4 17
5 16
6 15
7 14
8 13
9 12
10 11
H T46R S 03P E
2 0 S O P -A
V S S /A V S S
P A 2 /A 1 P
P A 3 /A 1 N
P A 4 /A 1 E
P A 5 /A 2 E
P A 6 /A 3 N
P A 7 /A 3 E /C N
P B 0 /C P
P B 1 /C N /T M R 1
P B 2 /C E
PB7
V IN
V D D /A V D D /V O U T
O SC1
P B 6 /O S C 2
RES
PB5
PB4
SCL
SDA
P A 1 /IN T /T M R 0
NC
1 24
2 23
3 22
4 21
5 20
6 19
7 18
8 17
9 16
10 15
11 14
12 13
H T46R S 03P E
2 4 S O P -A
V S S /A V S S
P A 2 /A 1 P
P A 3 /A 1 N
P A 4 /A 1 E
P A 5 /A 2 E
P A 6 /A 3 N
P A 7 /A 3 E /C N
P B 0 /C P
P B 1 /C N /T M R 1
P B 2 /C E
PB3
P A 0 /P F D
Rev. 1.30
3 March 12, 2009

No Preview Available !

HT46RS03/HT46RS03E/HT46RS03P/HT46RS03PE
Pin Description
Pin Name
I/O
Configuration
Options
Description
PA0/PFD
PA1/INT/TMR0
PA2/A1P
PA3/A1N
PA4/A1E
PA5/A2E
PA6/A3N
PA7/A3E/CN
I/O
Pull-high
Wake-up
PA0 or PFD
Bidirectional 8-bit input/output port. Each individual pin on this port can be
configured as a wake-up input by a configuration option. Software instruc-
tions determine if the pin is a CMOS output or Schmitt Trigger input. Config-
uration options determine which pins on the port have pull-high resistors.
Pins PA0 and PA1 are pin-shared with PFD and INT/TMR0, respectively.
Pins PA2, PA3 and PA4 are pin-shared with the non-inverting input pin A1P,
the inverting input pin A1N and the output pin A1E of the 1st OPA, respec-
tively.
Pins PA5, PA6 and PA7 are pin-shared with the output pin A2E of the 2nd
OPA, the inverting input pin A3N and the output pin of the 3rd OPA, respec-
tively. Pin PA7 is also pin-shared with the inverting input pin CN of Com-
parator. Software options determine these pins have I/O or analog
OPA/Comparator functions. Once selected as analog functions, the I/O
functions and pull-high resistors are disabled automatically.
PB0/CP
PB1/CN/TMR1
PB2/CE
PB3~PB5
PB7
I/O
Pull-high
Bidirectional 7-bit input/output port. Software instructions determine if the
pin is a CMOS output or Schmitt Trigger input. Configuration options deter-
mine which pins on the port have pull-high resistors.
Pins PB0, PB1 and PB2 are pin-shared with the non-inverting input pin CP,
the inverting input pin CN and the output pin CE of the Comparator, respec-
tively. Pin PB1 is also pin-shared with TMR1.
Software options determine these pins have I/O or analog Comparator func-
tions. Once selected as analog functions, the I/O functions and pull-high
resistors are disabled automatically.
OSC1
PB6/OSC2
OSC1 and OSC2 are connected to an external RC network or external crys-
tal (determined by configuration option) for the internal system clock. If the
I
I/O
RC or Crystal
RC system clock option is selected, pin OSC2/PB6 can be used to output
the 1/4 system clock or to function as a bidirectional 1-bit input/output line
with/without a pull-high resistor by configuration options. At external crystal
mode, the pull-high resistor function is disabled automatically.
RES
VIN
VOUT
I ¾ Schmitt Trigger reset input. Active low.
¾ ¾ LDO input voltage - Up to 24V
¾ ¾ 3.3V or 5.0V output which bonds to same pin with VDD, AVDD
VSS
AVSS
¾ ¾ Negative power supply, ground
¾
¾
Analog negative power supply, for OPAs & Comparator.
AVSS and VSS are bonded to the same pin.
VDD
AVDD
¾ ¾ Positive power supply
¾
¾
Analog positive power supply for OPAs & Comparator.
AVDD and VDD are bonded to the same pin internally.
Note: Pin SDA and SCL of the EEPROM are internally connected to pins PB4 and PB5 on the 20-pin package of the
HT46RS03PE, respectively.
Rev. 1.30
4 March 12, 2009

No Preview Available !

HT46RS03/HT46RS03E/HT46RS03P/HT46RS03PE
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+6.0V
Input Voltage..............................VSS-0.3V to VDD+0.3V
IOL Total ..............................................................150mA
Total Power Dissipation .....................................500mW
Storage Temperature ..........................-50°C to +125°C
Operating Temperature.........................-40°C to +85°C
IOH Total............................................................-100mA
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
D.C. Characteristics
Ta=25°C
Symbol
Parameter
VDD Operating Voltage
IDD1
Operating Current
(Crystal OSC, RC OSC)
IDD2
IDD3
ISTB1
Operating Current
(Crystal OSC, RC OSC)
Operating Current
(Crystal OSC, RC OSC)
Standby Current
(WDT Enabled)
ISTB2
VIL1
VIH1
VIL2
VIH2
VLVR1
VLVR2
VLVR3
Standby Current
(WDT Disabled)
Input Low Voltage for PA,
TMR0, TMR1 and INT
Input High Voltage for PA,
TMR0, TMR1 and INT
Input Low Voltage (RES)
Input High Voltage (RES)
Low Voltage Reset 1
Low Voltage Reset 2
Low Voltage Reset 3
IOL I/O Port Sink Current
IOH I/O Port Source Current
RPH Pull-high Resistance
VOPA+ 0.5VDD OPAs Bias Voltage
Test Conditions
VDD Conditions
¾ fSYS=4MHz
¾ fSYS=8MHz
¾ fSYS=16MHz
3V
No load, fSYS=4MHz
5V
3V
No load, fSYS=8MHz
5V
5V No load, fSYS=16MHz
3V
No load, system HALT
5V
3V
No load, system HALT
5V
¾¾
Min.
2.2
3.3
4.5
¾
¾
¾
¾
¾
¾
¾
¾
¾
0
Typ. Max. Unit
¾ 5.5 V
¾ 5.5 V
¾ 5.5 V
1 2 mA
2.5 5 mA
2 4 mA
4 8 mA
6 12 mA
¾ 5 mA
¾ 10 mA
¾ 1 mA
¾ 2 mA
¾ 0.3VDD V
¾
¾
0.7VDD
¾
VDD
V
¾¾
0 ¾ 0.4VDD V
¾
¾
0.9VDD
¾
VDD
V
¾ Configuration option: 2.1V
1.98
2.10
2.22
V
¾ Configuration option: 3.15V 2.98
3.15
3.32
V
¾ Configuration option: 4.2V
3.98
4.2
4.42
V
3V
VOL=0.1VDD
5V
4 8 ¾ mA
10 20 ¾ mA
3V
VOH=0.9VDD
5V
-2 -4 ¾ mA
-5 -10 ¾ mA
3V
¾
5V
20 60 100 kW
10 30 50 kW
3V~
5.5V
¾
0.475VDD 0.5VDD 0.525VDD V
Rev. 1.30
5 March 12, 2009