93LC66C.pdf 데이터시트 (총 28 페이지) - 파일 다운로드 93LC66C 데이타시트 다운로드

No Preview Available !

93AA66A/B/C, 93LC66A/B/C,
93C66A/B/C
4K Microwire Compatible Serial EEPROM
Device Selection Table
Part Number VCC Range
93AA66A
93AA66B
93LC66A
93LC66B
93C66A
93C66B
93AA66C
93LC66C
93C66C
1.8-5.5
1.8-5-5
2.5-5.5
2.5-5.5
4.5-5.5
4.5-5.5
1.8-5.5
2.5-5.5
4.5-5.5
ORG Pin
No
No
No
No
No
No
Yes
Yes
Yes
Word Size
8-bit
16-bit
8-bit
16-bit
8-bit
16-bit
8 or 16-bit
8 or 16-bit
8 or 16-bit
Temp Ranges
I
I
I, E
I, E
I, E
I, E
I
I, E
I, E
Packages
P, SN, ST, MS, OT, MC
P, SN, ST, MS, OT, MC
P, SN, ST, MS, OT, MC
P, SN, ST, MS, OT, MC
P, SN, ST, MS, OT, MC
P, SN, ST, MS, OT, MC
P, SN, ST, MS, MC
P, SN, ST, MS, MC
P, SN, ST, MS, MC
Features:
• Low-power CMOS technology
• ORG pin to select word size for ‘66C’ version
• 512 x 8-bit organization ‘A’ ver. devices (no ORG)
• 256 x 16-bit organization ‘B’ ver. devices (no
ORG)
• Self-timed erase/write cycles (including
auto-erase)
• Automatic ERAL before WRAL
• Power-on/off data protection circuitry
• Industry standard 3-wire serial I/O
• Device Status signal (Ready/Busy)
• Sequential read function
• 1,000,000 E/W cycles
• Data retention > 200 years
• Temperature ranges supported:
- Industrial (I)
- Automotive (E)
-40°C to +85°C
-40°C to +125°C
Pin Function Table
Name
Function
CS Chip Select
CLK Serial Data Clock
DI Serial Data Input
DO Serial Data Output
VSS Ground
NC
ORG
No internal connection
Memory Configuration
VCC Power Supply
Description:
The Microchip Technology Inc. 93XX66A/B/C devices
are 4K bit low-voltage serial Electrically Erasable
PROMs (EEPROM). Word-selectable devices such as
the 93AA66C, 93LC66C or 93C66C are dependent
upon external logic levels driving the ORG pin to set
word size. For dedicated 8-bit communication, the
93XX66A devices are available, while the 93XX66B
devices provide dedicated 16-bit communication.
Advanced CMOS technology makes these devices
ideal for low-power, nonvolatile memory applications.
The entire 93XX Series is available in standard
packages including 8-lead PDIP and SOIC, and
advanced packaging including 8-lead MSOP, 6-lead
SOT-23, 8-lead 2x3 DFN and 8-lead TSSOP. Pb-free
(Pure Matte Sn) finish is available.
© 2005 Microchip Technology Inc.
DS21795C-page 1

No Preview Available !

93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
Package Types (not to scale)
ROTATED SOIC
(ex: 93LC46BX)
NC 1
VCC 2
CS 3
CLK 4
8 ORG*
7 VSS
6 DO
5 DI
PDIP/SOIC
(P, SN)
CS
CLK
DI
DO
1
2
3
4
8 VCC
7 NC
6 ORG*
5 VSS
TSSOP/MSOP
(ST, MS)
CS 1
CLK 2
DI 3
DO 4
8 VCC
7 NC
6
5
ORG*
VSS
SOT-23
(OT)
DO 1
VSS 2
DI 3
6
5
4
VCC
CS
CLK
DFN
CS 1
CLK 2
DI 3
DO 4
8 VCC
7 NC
6 ORG*
5 VSS
* ORG pin is NC on A/B devices
DS21795C-page 2
© 2005 Microchip Technology Inc.

No Preview Available !

93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings(†)
VCC............................................................................................................................................................................. 7.0V
All inputs and outputs w.r.t. VSS ..........................................................................................................-0.6V to VCC +1.0V
Storage temperature ...............................................................................................................................-65°C to +150°C
Ambient temperature with power applied................................................................................................-40°C to +125°C
ESD protection on all pins ......................................................................................................................................................≥ 4 kV
NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
TABLE 1-1: DC CHARACTERISTICS
All parameters apply over the specified
ranges unless otherwise noted.
Industrial (I): TA = -40°C to +85°C, VCC = +1.8V to +5.5V
Automotive (E): TA = -40°C to +125°C, VCC = +2.5V to +5.5V
Param.
No.
Symbol
Parameter
Min Typ Max Units
Conditions
D1 VIH1 High-level input voltage
VIH2
2.0 — VCC +1
0.7 VCC — VCC +1
V VCC 2.7V
V VCC < 2.7V
D2 VIL1 Low-level input voltage
VIL2
-0.3 — 0.8
V VCC 2.7V
-0.3 — 0.2 VCC V VCC < 2.7V
D3 VOL1 Low-level output voltage
VOL2
— — 0.4 V IOL = 2.1 mA, VCC = 4.5V
— — 0.2 V IOL = 100 μA, VCC = 2.5V
D4 VOH1 High-level output voltage
2.4 —
VOH2
VCC - 0.2 —
V IOH = -400 μA, VCC = 4.5V
V IOH = -100 μA, VCC = 2.5V
D5 ILI
Input leakage current
— — ±1 μA VIN = VSS or VCC
D6 ILO
Output leakage current
— — ±1 μA VOUT = VSS or VCC
D7 CIN, Pin capacitance (all inputs/
COUT outputs)
D8 ICC write Write current
——7
——2
— 500 —
pF VIN/VOUT = 0V (Note 1)
TA = 25°C, FCLK = 1 MHz
mA FCLK = 3 MHz, Vcc = 5.5V
μA FCLK = 2 MHz, Vcc = 2.5V
D9 ICC read Read current
D10 ICCS
Standby current
— — 1 mA FCLK = 3 MHz, VCC = 5.5V
— — 500 μA FCLK = 2 MHz, VCC = 3.0V
— 100 —
μA FCLK = 2 MHz, VCC = 2.5V
— — 1 μA I – Temp
— — 5 μA E – Temp
CLK = Cs = 0V
ORG = DI = VSS or VCC
(Note 2) (Note 3)
D11 VPOR VCC voltage detect
93AA66A/B/C, 93LC66A/B/C —
93C66A/B/C
1.5V
3.8V
V (Note 1)
V
Note 1: This parameter is periodically sampled and not 100% tested.
2: ORG pin not available on ‘A’ or ‘B’ versions.
3: Ready/Busy status must be cleared from DO, see Section 3.4 "Data Out (DO)".
© 2005 Microchip Technology Inc.
DS21795C-page 3

No Preview Available !

93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
TABLE 1-2: AC CHARACTERISTICS
All parameters apply over the specified
ranges unless otherwise noted.
Industrial (I): TA = -40°C to +85°C, VCC = +1.8V to +5.5V
Automotive (E): TA = -40°C to +125°C, VCC = +2.5V to +5.5V
Param.
No.
Symbol
Parameter
Min Max Units
Conditions
A1
FCLK
Clock frequency
A2
TCKH
Clock high time
A3
TCKL
Clock low time
A4
TCSS
Chip Select setup time
A5 TCSH Chip Select hold time
A6
TCSL
Chip Select low time
A7 TDIS Data input setup time
A8 TDIH Data input hold time
A9 TPD Data output delay time
A10 TCZ
A11 TSV
Data output disable time
Status valid time
A12 TWC
Program cycle time
— 3 MHz 4.5V VCC < 5.5V, 93XX66C only
2 MHz 2.5V VCC < 5.5V
1 MHz 1.8V VCC < 2.5V
200 — ns 4.5V VCC < 5.5V, 93XX66C only
250 ns 2.5V VCC < 5.5V
450 ns 1.8V VCC < 2.5V
100 — ns 4.5V VCC < 5.5V, 93XX66C only
200 ns 2.5V VCC < 5.5V
450 ns 1.8V VCC < 2.5V
50 — ns 4.5V VCC < 5.5V
100 ns 2.5V VCC < 4.5V
250 ns 1.8V VCC < 2.5V
0 — ns 1.8V VCC < 5.5V
250 — ns 1.8V VCC < 5.5V
50 — ns 4.5V VCC < 5.5V, 93XX66C only
100 ns 2.5V VCC < 5.5V
250 ns 1.8V VCC < 2.5V
50 — ns 4.5V VCC < 5.5V, 93XX66C only
100 ns 2.5V VCC < 5.5V
250 ns 1.8V VCC < 2.5V
— 200 ns 4.5V VCC < 5.5V, CL = 100 pF
250 ns 2.5V VCC < 4.5V, CL = 100 pF
400 ns 1.8V VCC < 2.5V, CL = 100 pF
— 100 ns 4.5V VCC < 5.5V, (Note 1)
200 ns 1.8V VCC < 4.5V, (Note 1)
— 200 ns 4.5V VCC < 5.5V, CL = 100 pF
300 ns 2.5V VCC < 4.5V, CL = 100 pF
500 ns 1.8V VCC < 2.5V, CL = 100 pF
— 6 ms Erase/Write mode (AA and LC
versions)
A13 TWC
A14 TEC
A15 TWL
— 2 ms Erase/Write mode
(93C versions)
— 6 ms ERAL mode, 4.5V VCC 5.5V
— 15 ms WRAL mode, 4.5V VCC 5.5V
A16 —
Endurance
1M — cycles 25°C, VCC = 5.0V, (Note 2)
Note 1:
2:
This parameter is periodically sampled and not 100% tested.
This application is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model which may be obtained from Microchip’s web site
at www.microchip.com.
DS21795C-page 4
© 2005 Microchip Technology Inc.

No Preview Available !

93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
FIGURE 1-1:
SYNCHRONOUS DATA TIMING
CS VIH
VIL TCSS TCKH
TCKL
VIH
CLK
TCSH
VIL
TDIS
VIH
DI
TDIH
VIL
DO VOH
TPD
TPD
TCZ
(Read) VOL
DO VOH
(Program) VOL
TSV
Status Valid
TCZ
Note: TSV is relative to CS.
TABLE 1-3: INSTRUCTION SET FOR X 16 ORGANIZATION (93XX66B OR 93XX66C WITH ORG = 1)
Instruction SB Opcode
Address
Data In Data Out Req. CLK Cycles
ERASE
ERAL
EWDS
EWEN
READ
WRITE
WRAL
1 11 A7 A6 A5 A4 A3 A2 A1 A0 — (RDY/BSY)
1 00 1 0 X X X X X X — (RDY/BSY)
1 00 0 0 X X X X X X
High-Z
1 00 1 1 X X X X X X
High-Z
1
10 A7 A6 A5 A4 A3 A2 A1 A0
D15 – D0
1 01 A7 A6 A5 A4 A3 A2 A1 A0 D15 – D0 (RDY/BSY)
1 00 0 1 X X X X X X D15 – D0 (RDY/BSY)
11
11
11
11
27
27
27
TABLE 1-4: INSTRUCTION SET FOR X 8 ORGANIZATION (93XX66A OR 93XX66C WITH ORG = 0)
Instruction SB Opcode
Address
Data In Data Out
Req. CLK
Cycles
ERASE
ERAL
EWDS
EWEN
READ
WRITE
WRAL
1
11 A8 A7 A6 A5 A4 A3 A2 A1 A0 —
(RDY/BSY)
1 00 1 0 X X X X X X X — (RDY/BSY)
1
00 0 0 X X X X X X X
High-Z
1
00 1 1 X X X X X X X
High-Z
1 10 A8 A7 A6 A5 A4 A3 A2 A1 A0 —
D7 – D0
1 01 A8 A7 A6 A5 A4 A3 A2 A1 A0 D7 – D0 (RDY/BSY)
1 00 0 1 X X X X X X X D7 – D0 (RDY/BSY)
12
12
12
12
20
20
20
© 2005 Microchip Technology Inc.
DS21795C-page 5