AD9516-5.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 AD9516-5 데이타시트 다운로드

No Preview Available !

FEATURES
Low phase noise, phase-locked loop (PLL)
External VCO/VCXO to 2.4 GHz optional
1 differential or 2 single-ended reference inputs
Reference monitoring capability
Automatic revertive and manual reference
switchover/holdover modes
Accepts LVPECL, LVDS, or CMOS references to 250 MHz
Programmable delays in path to PFD
Digital or analog lock detect, selectable
Six 1.6 GHz LVPECL outputs, arranged in 3 groups
Each group shares a 1-to-32 divider with coarse phase delay
Additive output jitter: 225 fs rms
Channel-to-channel skew paired outputs of <10 ps
Four 800 MHz LVDS outputs, arranged in 2 groups
Each group has 2 cascaded 1-to-32 dividers with coarse
phase delay
Additive output jitter: 275 fs rms
Fine delay adjust (Δt) on each LVDS output
Each LVDS output can be reconfigured as two 250 MHz
CMOS outputs
Automatic synchronization of all outputs on power-up
Manual output synchronization available
Available in 64-lead LFCSP
APPLICATIONS
Low jitter, low phase noise clock distribution
10/40/100 Gb/sec networking line cards, including SONET,
Synchronous Ethernet, OTU2/3/4
Forward error correction (G.710)
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
ATE and high performance instrumentation
GENERAL DESCRIPTION
The AD9516-51 provides a multi-output clock distribution function
with subpicosecond jitter performance, along with an on-chip PLL
that can be used with an external VCO/VCXO of up to 2.4 GHz.
The AD9516-5 emphasizes low jitter and phase noise to
maximize data converter performance, and it can benefit other
applications with demanding phase noise and jitter requirements.
14-Output Clock Generator
AD9516-5
FUNCTIONAL BLOCK DIAGRAM
CP
REFIN
REFIN
REF1
REF2
STATUS
MONITOR
CLK
CLK
DIVIDER
AND MUXes
DIV/Φ
LVPECL
DIV/Φ
LVPECL
DIV/Φ
DIV/Φ
DIV/Φ
DIV/Φ
DIV/Φ
LVPECL
t
t
LVDS/CMOS
t
t
LVDS/CMOS
SERIAL CONTROL PORT
AND
DIGITAL LOGIC
AD9516-5
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
Figure 1.
The AD9516-5 features six LVPECL outputs (in three pairs)
and four LVDS outputs (in two pairs). Each LVDS output can
be reconfigured as two CMOS outputs. The LVPECL outputs
operate to 1.6 GHz, the LVDS outputs operate to 800 MHz, and
the CMOS outputs operate to 250 MHz.
Each pair of outputs has dividers that allow both the divide ratio
and coarse delay (or phase) to be set. The range of division for
the LVPECL outputs is 1 to 32. The LVDS/CMOS outputs allow
a range of divisions up to a maximum of 1024.
The AD9516-5 is available in a 64-lead LFCSP and can be
operated from a single 3.3 V supply. An external VCO, which
requires an extended voltage range, can be accommodated by
connecting the charge pump supply (VCP) to 5.5 V. A separate
LVPECL power supply can be from 2.375 V to 3.6 V (nominal).
The AD9516-5 is specified for operation over the industrial
range of −40°C to +85°C.
For applications requiring an integrated EEPROM, or needing
additional outputs, the AD9520-5 and AD9522-5 are available.
1 AD9516 is used throughout the data sheet to refer to all members of the AD9516
family. However, when AD9516-5 is used, it refers to that specific member of the
AD9516 family.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2009–2011 Analog Devices, Inc. All rights reserved.

No Preview Available !

AD9516-5* Product Page Quick Links
Last Content Update: 11/01/2016
Comparable Parts
View a parametric search of comparable parts
Evaluation Kits
• AD9516-5 Evaluation Board
Documentation
Data Sheet
• AD9516-5: 14-Output Clock Generator Data Sheet
User Guides
• UG-075: AD9516-x, AD9517-x, and AD9518-x Evaluation
Board User Guide
• UG-093: Evaluation Board User Guide for the Dual,
Continuous Time Sigma-Delta Modulator
Tools and Simulations
• AD9516 IBIS Models
Reference Materials
Product Selection Guide
• RF Source Booklet
Design Resources
• AD9516-5 Material Declaration
• PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints
Discussions
View all AD9516-5 EngineerZone Discussions
Sample and Buy
Visit the product page to see pricing options
Technical Support
Submit a technical question or find your regional support
number
* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to
the content on this page does not constitute a change to the revision number of the product data sheet. This content may be
frequently modified.

No Preview Available !

AD9516-5
TABLE OF CONTENTS
Features .............................................................................................. 1 
Applications....................................................................................... 1 
General Description ......................................................................... 1 
Functional Block Diagram .............................................................. 1 
Revision History ............................................................................... 3 
Specifications..................................................................................... 4 
Power Supply Requirements ....................................................... 4 
PLL Characteristics ...................................................................... 4 
Clock Inputs .................................................................................. 6 
Clock Outputs ............................................................................... 6 
Clock Output Additive Phase Noise (Distribution Only;
VCO Divider Not Used) .............................................................. 7 
Clock Output Absolute Time Jitter (Clock Generation
Using External VCXO) ................................................................ 8 
Clock Output Additive Time Jitter (VCO Divider
Not Used)....................................................................................... 8 
Clock Output Additive Time Jitter (VCO Divider Used) ....... 9 
Delay Block Additive Time Jitter................................................ 9 
Serial Control Port ..................................................................... 10 
PD, RESET, and SYNC Pins ..................................................... 10 
LD, STATUS, and REFMON Pins............................................ 11 
Power Dissipation....................................................................... 11 
Timing Characteristics .............................................................. 13 
Absolute Maximum Ratings.......................................................... 15 
Thermal Resistance .................................................................... 15 
ESD Caution................................................................................ 15 
Pin Configuration and Function Descriptions........................... 16 
Typical Performance Characteristics ........................................... 18 
Terminology .................................................................................... 23 
Detailed Block Diagram ................................................................ 24 
Theory of Operation ...................................................................... 25 
Operational Configurations...................................................... 25 
Lock Detect ................................................................................. 31 
Clock Distribution ..................................................................... 35 
Reset Modes ................................................................................ 43 
Power-Down Modes .................................................................. 43 
Serial Control Port ......................................................................... 44 
Serial Control Port Pin Descriptions....................................... 44 
General Operation of Serial Control Port............................... 44 
Instruction Word (16 Bits)........................................................ 45 
MSB/LSB First Transfers ........................................................... 45 
Thermal Performance.................................................................... 48 
Register Maps.................................................................................. 49 
Register Map Overview ............................................................. 49 
Register Map Descriptions........................................................ 52 
Applications Information .............................................................. 71 
Frequency Planning Using the AD9516 .................................. 71 
Using the AD9516 Outputs for ADC Clock Applications .... 71 
LVPECL Clock Distribution ..................................................... 72 
LVDS Clock Distribution .......................................................... 72 
CMOS Clock Distribution ........................................................ 73 
Outline Dimensions ....................................................................... 74 
Ordering Guide .......................................................................... 74 
Rev. A | Page 2 of 76

No Preview Available !

REVISION HISTORY
8/11—Rev. 0 to Rev. A
Changes to Features, Applications, and General Description..... 1
Changes to CPRSET Pin Resistor Parameter, Table 1 .................. 4
Change to P = 2 DM (2/3) Parameter, Table 2 .............................. 5
Changes Test Conditions/Comments, Table 4 .............................. 6
Moved Table 5 to End of Specifications and Renumbered
Sequentially ...................................................................................... 13
Change to Shortest Delay Range Parameter,
Test Conditions/Comments, Table 14 .......................................... 13
Moved Timing Diagrams ............................................................... 14
Change to Endnote, Table 16 ......................................................... 15
Change to Caption, Figure 8 .......................................................... 18
Change to Captions, Figure 20 and Figure 21 ............................. 20
Moved Figure 23 and Figure 24..................................................... 21
Added Figure 31; Renumbered Sequentially ............................... 22
Change to Mode 1—Clock Distribution or External VCO <
1600 MHz Section ..........................................................................25
Changes to Mode 2 (High Frequency Clock Distribution)—
CLK or External VCO > 1600 MHz; Change to Table 22.......... 26
Change to Charge Pump (CP) Section......................................... 28
Changes to PLL Reference Inputs and Reference Switchover
Sections............................................................................................. 29
Changes to Prescaler Section and Table 24.................................. 30
AD9516-5
Changes to A and B Counters, Digital Lock Detect (DLD),
and Current Source Digital Lock Detect (CSDLD) Sections .... 31
Change to Holdover Section.......................................................... 32
Changes to Automatic/Internal Holdover Mode........................ 34
Changes to Clock Distribution Section........................................ 35
Changes to Channel Dividers—LVDS/CMOS Outputs
Section .............................................................................................. 37
Change to the Instruction Word (16 Bits) Section ..................... 45
Change to Figure 53........................................................................ 46
Changes to θJA and ΨJT Parameters, Table 46............................... 48
Changes to Register Address 0x003 and
Register Address 0x01C, Table 47................................................. 49
Changes to Register Address 0x003, Table 48 ............................. 52
Changes to Register Address 0x016, Bits[2:0], Table 49 ............ 54
Changes to Register Address 0x01C, Bits[4:3], Table 49 ........... 57
Changes to Register Address 0x191, Register Address 0x194,
and Register Address 0x197, Bit 5, Table 53 ................................ 66
Added Frequency Planning Using the AD9516 Section............ 71
Changes to LVPECL Clock Distribution and LVDS Clock
Distribution Sections; Changes to Figure 59, Figure 60, and
Figure 61...........................................................................................72
1/09—Revision 0: Initial Version
Rev. A | Page 3 of 76

No Preview Available !

AD9516-5
SPECIFICATIONS
Typical is given for VS = VS_LVPECL = 3.3 V ± 5%; VS ≤ VCP ≤ 5.25 V; TA = 25°C; RSET = 4.12 kΩ; CPRSET = 5.1 kΩ, unless otherwise noted.
Minimum and maximum values are given over full VS and TA (−40°C to +85°C) variation.
POWER SUPPLY REQUIREMENTS
Table 1.
Parameter
VS
VS_LVPECL
VCP
RSET Pin Resistor
CPRSET Pin Resistor
Min Typ Max Unit
3.135 3.3
3.465 V
2.375
VS V
VS 5.25 V
4.12 kΩ
2.7 5.1 10 kΩ
Test Conditions/Comments
3.3 V ± 5%
Nominally 2.5 V to 3.3 V ± 5%
Nominally 3.3 V to 5.0 V ± 5%
Sets internal biasing currents; connect to ground
Sets internal CP current range, nominally 4.8 mA
(CP_lsb = 600 μA); actual current can be calculated by:
CP_lsb = 3.06/CPRSET; connect to ground
PLL CHARACTERISTICS
Table 2.
Parameter
REFERENCE INPUTS
Differential Mode (REFIN, REFIN)
Input Frequency
Input Sensitivity
Self-Bias Voltage, REFIN
Self-Bias Voltage, REFIN
Input Resistance, REFIN
Input Resistance, REFIN
Dual Single-Ended Mode (REF1, REF2)
Input Frequency (AC-Coupled)
Input Frequency (DC-Coupled)
Input Sensitivity (AC-Coupled)
Input Logic High
Input Logic Low
Input Current
Input Capacitance
PHASE/FREQUENCY DETECTOR (PFD)
PFD Input Frequency
Antibacklash Pulse Width
CHARGE PUMP (CP)
ICP Sink/Source
High Value
Low Value
Absolute Accuracy
CPRSET Range
ICP High Impedance Mode Leakage
Sink-and-Source Current Matching
ICP vs. CPV
ICP vs. Temperature
Min
0
1.35
1.30
4.0
4.4
20
0
2.0
−100
Typ Max Unit
Test Conditions/Comments
Differential mode (can accommodate single-ended
input by ac grounding undriven input)
250 MHz
Frequencies below about 1 MHz should be dc-coupled;
be careful to match VCM (self-bias voltage)
250 mV p-p PLL figure of merit (FOM) increases with increasing slew
rate; see Figure 13
1.60 1.75 V
Self-bias voltage of REFIN1
1.50 1.60 V
Self-bias voltage of REFIN1
4.8 5.9 kΩ
Self-biased1
5.3 6.4 kΩ
Self-biased1
Two single-ended CMOS-compatible inputs
250 MHz
Slew rate > 50 V/μs
250 MHz
Slew rate > 50 V/μs; CMOS levels
0.8 V p-p Should not exceed VS p-p
V
0.8 V
+100 μA
2 pF Each pin, REFIN/REFIN (REF1/REF2)
100 MHz
Antibacklash pulse width = 1.3 ns, 2.9 ns
45 MHz Antibacklash pulse width = 6.0 ns
1.3 ns Register 0x017[1:0] = 01b
2.9 ns Register 0x017[1:0] = 00b; Register 0x017[1:0] = 11b
6.0 ns Register 0x017[1:0] = 10b
4.8 mA
0.60 mA
2.5 %
2.7/10
1 nA
2%
1.5 %
2%
Rev. A | Page 4 of 76
Programmable
With CPRSET = 5.1 kΩ
CPV = VCP/2
0.5 < CPV < VCP − 0.5 V
0.5 < CPV < VCP − 0.5 V
VCP = VCP/2 V