GT24C128.pdf 데이터시트 (총 20 페이지) - 파일 다운로드 GT24C128 데이타시트 다운로드

No Preview Available !

GT24C128
Advanced
GT24C128
2-WIRE 128K Bits
Serial EEPROM
(Not Recommended for New Design)
Copyright © 2011 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without
notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment,
aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance
and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers
are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.
Giantec Semiconductor, Inc.
A1
www.giantec-semi.com
1/20

No Preview Available !

GT24C128
Table of Contents
1. Features ..................................................................................................................................................................... 3
2. General Description............................................................................................................................................. 3
3. Functional Block Diagram................................................................................................................................ 4
4. Pin Configuration................................................................................................................................................... 5
4.1 8-Pin SOIC/SOP and TSSOP................................................................................................................. 5
4.2 8-Lead UDFN.......................................................................................................................................... 5
4.3 Pin Definition........................................................................................................................................... 5
4.4 Pin Descriptions ...................................................................................................................................... 5
5. Device Operation................................................................................................................................................... 6
5.1 2-WIRE Bus ............................................................................................................................................ 6
5.2 The Bus Protocol .................................................................................................................................... 6
5.3 Start Condition ........................................................................................................................................ 6
5.4 Stop Condition......................................................................................................................................... 6
5.5 Acknowledge........................................................................................................................................... 6
5.6 Reset....................................................................................................................................................... 6
5.7 Standby Mode ......................................................................................................................................... 6
5.8 Device Addressing .................................................................................................................................. 6
5.9 Write Operation....................................................................................................................................... 6
5.10 Read Operation..................................................................................................................................... 7
5.11 Diagrams ............................................................................................................................................... 8
5.12 Timing Diagrams ................................................................................................................................. 11
6. Electrical Characteristics .............................................................................................................................. 12
6.1 Absolute Maximum Ratings .................................................................................................................. 12
6.2 Operating Range................................................................................................................................... 12
6.3 Capacitance .......................................................................................................................................... 12
6.4 DC Electrical Characteristic .................................................................................................................. 13
6.5 AC Electrical Characteristic .................................................................................................................. 14
7. Ordering Information......................................................................................................................................... 15
8. Top Markings......................................................................................................................................................... 16
8.1 SOIC/SOP Package.............................................................................................................................. 16
8.2 TSSOP Package ................................................................................................................................... 16
8.3 UDFN Package ..................................................................................................................................... 16
9. Package Information......................................................................................................................................... 17
9.1 SOIC/SOP............................................................................................................................................. 17
9.2 TSSOP .................................................................................................................................................. 18
9.3 UDFN .................................................................................................................................................... 19
10. Revision History................................................................................................................................................ 20
Giantec Semiconductor, Inc.
A1
www.giantec-semi.com
2/20

No Preview Available !

GT24C128
1. Features
Two-Wire Serial Interface, I2CTM Compatible
Bi-directional data transfer protocol
Wide-voltage Operation
VCC = 1.8V to 5.5V
Speed: 400 KHz (1.8V) and 1 MHz (2.5V~5.5V)
Standby current (max.): 1 A, 1.8V
Operating current (max.): 2 mA, 1.8V
Hardware Data Protection
Write Protect Pin
Sequential & Random Read Features
Memory organization: 128Kb (16,384 x 8)
2. General Description
The GT24C128 is an industrial standard electrically
erasable programmable read only memory (EEPROM)
device that utilizes the industrial standard 2-wire interface
for communications. The GT24C128 contains a memory
array of 128K bits (16,384x8), which is organized in 64-byte
per page.
The EEPROM operates in a wide voltage range from 1.8V
to 5.5V, which fits most application. The product provides
low-power operations and low standby current. The device
is offered in Lead-free, RoHS, halogen free or Green
package. The available package types are 8-pin SOIC/SOP,
TSSOP and UDFN.
The GT24C128 is compatible to the standard 2-wire bus
protocol. The simple bus consists of Serial Clock (SCL) and
Serial Data (SDA) signals. Utilizing such bus protocol, a
Master device, such as a microcontroller, can usually
control one or more Slave devices, alike this GT24C128.
The bit stream over the SDA line includes a series of bytes,
which identifies a particular Slave device, an instruction, an
address within that Slave device, and a series of data, if
appropriate. The GT24C128 also has a Write Protect
Page Size: 64 bytes
Page write mode
Partial page writes allowed
Self timed write cycle: 5 ms (max.)
Noise immunity on inputs, besides Schmitt trigger
High-reliability
Endurance: 1 million cycles
Data retention: 100 years
Industrial grade
Packages: SOIC/SOP, TSSOP and UDFN
Lead-free, RoHS, Halogen free, Green
function via WP pin to cease from overwriting the data
stored inside the memory array.
In order to refrain the state machine entering into a wrong
state during power-up sequence or a power toggle off-on
condition, a power on reset circuit is embedded. During
power-up, the device does not respond to any instructions
until the supply voltage (VCC) has reached an acceptable
stable level above the reset threshold voltage. Once VCC
passes the power on reset threshold, the device is reset
and enters into the Standby mode. This would also avoid
any inadvertent Write operations during power-up stage.
During power-down process, the device will enter into
standby mode, once VCC drops below the power on reset
threshold voltage. In addition, the device will be in standby
mode after receiving the Stop command, provided that no
internal write operation is in progress. Nevertheless, it is not
recommended to send a command until the VCC reaches its
operating level.
Giantec Semiconductor, Inc.
A1
www.giantec-semi.com
3/20

No Preview Available !

GT24C128
3. Functional Block Diagram
VCC 8
SDA
SCL
WP
5
6
7
A0 1
A1 2
A2 3
GND 4
HIGH VOLTAGE
GENERATOR
TIMING &
CONTROL
SLAVE ADDRESS
REGISTER &
COMPARATOR
CONTROL LOGIC
WORD ADDRESS
COUNTER
nMOS
ACK
CLOCK
DI/O
EEPROM ARRAY
Y DECODER
DATA REGISTER
Giantec Semiconductor, Inc.
A1
www.giantec-semi.com
4/20

No Preview Available !

GT24C128
4. Pin Configuration
4.1 8-Pin SOIC/SOP and TSSOP
Top View
A0
A1
A2
GND
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
4.2 8-Lead UDFN
Top View
A0 1
A1 2
A2 3
GND 4
8 VCC
7 WP
6 SCL
5 SDA
4.3 Pin Definition
Pin No.
1
2
3
4
5
6
7
8
Pin Name
A0
A1
A2
GND
SDA
SCL
WP
VCC
I/O Definition
I Device Address Input
I Device Address Input
I Device Address Input
- Ground
I/O Serial Address and Data input and Data out put
I Serial Clock Input
I Write Protect Input
- Power Supply
4.4 Pin Descriptions
SCL
This input clock pin is used to synchronize the data transfer
to and from the device.
SDA
The SDA is a bi-directional pin used to transfer addresses
and data into and out of the device. The SDA pin is an open
drain output and can be wired with other open drain or open
collector outputs. However, the SDA pin requires a pull-up
resistor connected to the power supply.
A0, A1, A2
The A0, A1 and A2 are the device address inputs.
Typically, the A0, A1, and A2 pins are for hardware
addressing and a total of 8 devices can be connected on a
Giantec Semiconductor, Inc.
A1
single bus system. When A0, A1, and A2 are left floating,
the inputs are defaulted to zero.
WP
WP is the Write Protect pin. While the WP pin is connected
to the power supply of GT24C128, the entire array becomes
Write Protected (i.e. the device becomes Read only). When
WP is tied to Ground or left floating, the normal write
operations are allowed.
VCC
Supply voltage
GND
Ground of supply voltage
www.giantec-semi.com
5/20