MN101EFA6A.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 MN101EFA6A 데이타시트 다운로드

No Preview Available !

1.1 Overview
MN101EFA6/A5/A1/A0 Series
8-bit Single-chip Microcontroller
PubNo. 216A6-012E
1.1.1 Overview
The MN101E series of 8-bit single-chip microcomputers (the memory expansion version of MN101C series)
incorporate multiple types of peripheral functions. This chip series is well suited for automotive power window,
camera, TV, CD, printer, telephone, home appliance, PPC, fax machine, music instrument and other applications.
This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a sim-
ple efficient instruction set. MN101EFA6/A5/A1/A0 has an internal 32 KB of ROM and 1 KB of RAM. Periph-
eral functions include 5 external interrupts, including NMI, 8 timer counters, 3 (MN101EFA5/A0: 2) types of
serial interfaces, A/D converter, watchdog timer and buzzer output (MN101EFA5/A0: no buzzer). The system
configuration is suitable for system control microcontroller.
With 2 oscillation systems (internal frequency: 16 MHz, crystal/ceramic frequency: max. 10 MHz) contained on
the chip, the system clock can be switched to high-speed frequency input (NORMAL mode) or PLL input (PLL
mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for
the system can be selected by switching its frequency ratio by programming. High speed mode has NORMAL
mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2),
and the double speed mode which is based on the clock not dividing fpll.
A machine cycle (minimum instruction execution time) in NORMAL mode is 200 ns when the original oscillation
fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the
same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (max-
imum).
1.1.2 Product Summary
This manual describes the following model.
Table:1.1.1 Product Summary
Model
ROM Size RAM Size
Classification
Capacitive Touch
Detection Circuit
MN101EFA6A 32 KB
1 KB Flash EEPROM version
MN101EFA1A 32 KB
1 KB Flash EEPROM version
-
MN101EFA5A 32 KB
1 KB Flash EEPROM version
MN101EFA0A 32 KB
1 KB Flash EEPROM version
-
Package
44-Pin QFP
48-Pin TQFP
32-Pin SSOP
32-Pin TQFP
Publication date: November 2014

No Preview Available !

MN101EFA6/A5/A1/A0 Series
8-bit Single-chip Microcontroller
PubNo. 216A6-012E
1.2 Hardware Functions
Feature
- ROM capacity: 32 KB
- RAM capacity: 1 KB
- Package:
MN101EFA6/A1
44-Pin QFP (10 mm 10 mm / 0.8 mm pitch)
48-Pin TQFP (7 mm 7 mm / 0.5 mm pitch)
MN101EFA5/A0
32-Pin TQFP (7 mm 7 mm / 0.8mm pitch)
32-Pin SSOP (6.1 mm 11 mm / 0.65mm pitch, halogen free)
Panasonic "halogen free" semiconductor products refer to the products made of molding resin and
interposer which conform to the following standards.
- Bromine : 900 ppm (Maximum Concentration Value)
- Chlorine : 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine : 1500 ppm (Maximum Concentration Value)
The above-mentioned standards are based on the numerical value described in IEC61249-2-21.
Antimony and its compounds are not added intentionally.
- Machine Cycle:
0.05 s / fs: 20 MHz (4.0 V to 5.5 V)
- Oscillation circuit: 2 channel oscillation circuit
Internal oscillation (frc): 16 MHz
Crystal/ceramic (fosc): Maximum 10 MHz
-Clock Multiplication circuit (PLL Circuit)
PLL circuit output clock (fpll): fosc multiplied by 2, 3, 4, 5, 6, 8, 10,
1/2 frc multiplication by 4, 5 enable
-Clock Gear for System Clock
System Clock (fs): fpll divided by 1, 2, 4, 16, 32, 64, 128
-Clock Gear for control clock of peripheral function
Control clock of peripheral function (fpll-div): stop or fpll divided by 1, 2, 4, 8, 16
- Operation Mode:
NORMAL mode
HALT mode
STOP mode
(The operation clock can be switched in each mode.)
- Operating Voltage: 4.0 V to 5.5 V
Publication date: November 2014

No Preview Available !

- Operation ambient temperature: -40 C to +85 C
MN101EFA6/A5/A1/A0 Series
8-bit Single-chip Microcontroller
PubNo. 216A6-012E
- Interrupt:
MN101EFA6: 27 levels
MN101EFA1: 23 levels
MN101EFA5: 25 levels
MN101EFA0: 21 levels
<Non-maskable interrupt>
- Non-maskable interrupt and Watchdog timer overflow interrupt
<Timer interrupts>
- Timer 0 interrupt
- Timer 1 interrupt
- Timer 2 interrupt
- Timer 6 interrupt
- Time base timer interrupt
- Timer 7 interrupt
- Timer 7 compare register 2 match interrupt
- Timer 9 overflow interrupt
- Timer 9 underflow interrupt
- Timer 9 compare register 2 match interrupt
<Serial Interface interrupts>
- Serial interface 0 interrupt
- Serial interface 0 UART reception interrupt
- Serial interface 1 interrupt (MN101EFA5/A0 don't have this function)
- Serial interface 1 UART reception interrupt (MN101EFA5/A0 don't have this function)
- Serial interface 4 interrupt
- Serial interface 4 stop condition interrupt
<A/D interrupt>
- A/D conversion interrupt
<External interrupts>
- IRQ0: Edge selectable, noise filter connection available
- IRQ1: Edge selectable, noise filter connection available
- IRQ2: Edge selectable, noise filter connection available, both edges interrupt
- IRQ3: Edge selectable, noise filter connection available, both edges interrupt
- IRQ4: Edge selectable, noise filter connection available, both edges interrupt, Key scan interrupt
<Touch Detect interrupts>
- Touch detect interrupt
- Touch detect error interrupt
- Touch round interrupt
- Touch data transmission interrupt
(MN101EFA1/A0 don't have this function)
- Timer Counter: 8 timers
- 8-bit timer for general use 3 sets
Publication date: November 2014

No Preview Available !

MN101EFA6/A5/A1/A0 Series
8-bit Single-chip Microcontroller
PubNo. 216A6-012E
- 16-bit timer for general use 1 set
- Motor control 16-bit timer 1 set
- 8-bit free-run timer 1 set
- Time base timer 1 set
- Baud rate timer 1 set
Timer 0 (8-bit timer for general use)
- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM0IOB
- Event count
- Simple pulse measurement
- Clock source
fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, External clock,
Timer A output
Timer 1 (8-bit timer for general use)
- Square wave output (Timer pulse output) can be output to large current pin TM1IOB
- Event count
- 16-bit cascade connected (with Timer 0)
- Clock source
fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, External clock,
Timer A output
Timer 2 (8-bit timer for general use)
- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM2IOB
- Event count
- Simple pulse measurement
- 24-bit cascade connected (with Timer 0 and Timer 1)
- Clock source
fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, External clock,
Timer A output
Timer 6 (8-bit free-run timer, Time base timer)
8-bit free-run timer
- Clock source
fpll-div, fpll-div/212, fpll-div/213, fs
Time base timer
- Interrupt generation cycle
fpll-div/27, fpll-div/28, fpll-div/29, fpll-div/210, fpll-div/213, fpll-div/215
Timer 7 (16-bit timer for general use)
- Square wave output (Timer pulse output)
- High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin
TM7IOB
- Event count
- Input capture function (Both edges can be operated)
- Clock source
fpll-div, fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16,
Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16
Timer 9 (Motor control 16-bit timer)
- Square wave output (Timer pulse output)
- Event count
- Complementary 3-phase PWM output can be output to large current pin TM9OD0 to TM9OD5
Publication date: November 2014

No Preview Available !

MN101EFA6/A5/A1/A0 Series
8-bit Single-chip Microcontroller
PubNo. 216A6-012E
(Triangle wave and saw tooth wave are supported, dead time insertion available)
- Clock source
fpll-div, fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16,
Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16
Timer A (Baud rate timer)
- Clock output for peripheral functions
- Clock source
fpll-div, fpll-div/2, fpll-div/4, fpll-div/8, fpll-div/16, fpll-div/32, fs/2, fs/4
- Watchdog timer
Time-out cycle can be selected from fs/216, fs/218, fs/220
On detection of 2 errors, forcibly hard reset inside LSI.
Operation start timing is selectable. (At reset release or write to register)
- Buzzer Output/ Reverse Buzzer Output
Output frequency can be selected from fpll-div/29, fpll-div/210, fpll-div/211, fpll-div/212, fpll-div/213,
fpll-div/214
- A/D Converter: 10-bit 12 channels (MN101EFA6/A1)
10-bit 8 channels (MN101EFA5/A0)
- Serial Interface: 3 channels (MN101EFA6/A1)
2 channels (MN101EFA5/A0)
Serial 0: UART (full duplex)/ Clock synchronous
Clock synchronous serial interface
- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 2 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred,
arbitrary sizes of 1 to 8 bits are selectable.
- Sequence transmission, reception or both are available
Full duplex UART
- Baud rate timer, selected from Timer 0 to 2 or Timer A
- Parity check, overrun error/ framing error detection
- Transfer size 7 to 8 bits can be selected
Serial 1: UART (full duplex)/ Clock synchronous (MN101EFA5/A0 don't have this function)
Clock synchronous serial interface
- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 2 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred,
arbitrary sizes of 1 to 8 bits are selectable.
- Sequence transmission, reception or both are available.
Full duplex UART
- Baud rate timer, selected from Timer 0 to 2 or Timer A
- Parity check, overrun error/ framing error detection
-Transfer size 7 to 8 bits can be selected
Serial 4: Multi master IIC/ Clock synchronous
Clock synchronous serial interface
- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/32, fs/2, fs/4,
Publication date: November 2014