P0080TA.pdf 데이터시트 (총 5 페이지) - 파일 다운로드 P0080TA 데이타시트 다운로드

No Preview Available !

Thyristor Surge Suppressors
P0080~P3500TA Serise
Description
P0060~P3500TA_B_C Series are low capacitance devices
designed to protect broadband equipment such as VOIP,
DSL modems and DSLAMs from damaging overvoltage
transients.
The series provides a surface mount solution that enables
equipment to comply with global regulatory standards while
limiting the impact to broadband signals.
Features and Benefits
• Low voltagr overeshoot
• Low on-state voltage
• Does not degrade with use
• Fails short circuit when surged in excess of ratings
• Low Capacitance
Applicable Global Standards
• TIA-968-A
• ITU K.20/21 Enhanced level*
• ITU K.20/21 Basic Level
• GR 1089 Inter building*
• GR 1089 Inter building
• IEC 6100-4-5
• YD/T 1082
• YD/T 993
• YD/T 950
Product Name
P
Logo
00
Vdrm
80TA
0:Represents a
chip
Type
S:SMD SMB
T:SMD SMA
E:DIP TO-92
L:DIP D0-15
Peak pilse
current-Ipp
8/20μs
A=150A
B=250A
C=400A
All data are subject to changes,Please check our data sheets at www.21Leading.com for updates.
TSS 01

No Preview Available !

Thyristor Surge Suppressors
P0080~P3500TA Serise
Electriacl Characteristics (@ TA = 25 °C Unless Otherwise Noted)
Part
Number
VDRM
Volts
VS
Volts
VT
Volts
P0080TA
P0300TA
P0640TA
P0720TA
P0900TA
P1100TA
P1300TA
P1500TA
P1800TA
P2300TA
P2600TA
P3100TA
P3500TA
6
25
58
65
75
90
120
140
170
190
220
275
320
25
40
77
88
98
130
160
180
220
260
300
350
400
4
4
4
4
4
4
4
4
4
4
4
4
4
Notes:
- Absolute maximum ratings measured at TA= 25ºC (unless otherwise noted).
- Devices are bi-directional.
IDRM
ȝAmps
5
5
5
5
5
5
5
5
5
5
5
5
5
IS
mAmps
800
800
800
800
800
800
800
800
800
800
800
800
800
IT
Amps
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
IH
mAmps
50
50
150
150
150
150
150
150
150
150
150
150
150
CO
pF
50
70
50
50
45
45
45
40
40
35
35
30
30
SERIES
A
Peak Pilse Current-lpp(A)
2/10µs
8/20µs
200 150
10/160µs
100
10/560µs
60
10/1000µs
50
Dimensions
DO-214AC/SMA
TSS
D1 D
Item
L
D
D1
T
T1
D
S
t
L
Millimeters
Min.
Max.
3.99
4.50
2.54
2.79
1.25
1.65
4.93
5.28
0.76
1.52
- 0.203
1.98
2.29
0.152
0.305
TSS
t
s
d
T
T1
Min.
0.157
0.100
0.049
0.194
0.030
-
0.076
0.006
Inches
Max.
0.177
0.110
0.065
0.208
0.060
0.008
0.090
0.012
TSS 02
All data are subject to changes,Please check our data sheets at www.21Leading.com for updates.

No Preview Available !

Thyristor Surge Suppressors
P0080~P3500TA Serise
Thermal Considerations
Package SMA
Symbol
Parameter
Value
TJ Operating Junction Temperature -40 to +150
TS
RθJA
Storage Temperature Range
-40 to +150
Junction to Ambient on printed circuit
90
Unit
℃
℃
℃/W
V-I Characteristics
++II
IITT
ISS
IH
IDRM
--VV
++VV
VVTT VVDDRRMM
VVSS
--II
V-I Characteristics
Normalized V S Change vs. Junction Temperature
t r x t d Pulse Waveform
tr = rise time to peak v alue
100
Peak
Value
td = decay time to half v alue
Waveform = tr x td
50 Half Value
0
0 tr
td
t – Time (µs)
tr x td Pulse Wave-form
Normalized DC Holding Current vs. Case Temperature
14
12
10
8
6
4
2
0
-4
-6
-8
-40 -20 0 20 40 60 80 100 120 140 160
Junction Temperature (TJ
Normalized VS Change versus Junction Temperature
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
-40 -20 0 20 40 60 80 100 120 140 160
Case Temperature (TC
Normalized DC Holding Current versus Case Temperature
All data are subject to changes,Please check our data sheets at www.21Leading.com for updates.
TSS 03

No Preview Available !

Thyristor Surge Suppressors
P0080~P3500TA Serise
Figure 1.Examples of protection stages for line cards
Ring
relay
Line
Line
Ex. Analog line card
Ex. xDSL line card or terminal
In such a stage, parallel function is assumed by one or several Trisil, and is used to protect
against short duration surge (lightning). During this kind of surges the Trisil limits the voltage
across the device to be protected at its break over value and then fires. The fuse assumes
the series function, and is used to protect the module against long duration or very high
current mains disturbances (50/60Hz). It acts by safe circuit opening. Lightning surge and
mains disturbance surges are defined by standards like GR1089, FCC part 68, ITU-T K20.
Figure 2. Typical circuits
Fuse TCP 1.25A
Fuse TCP 1.25A
Tip L
T1
Gnd
T2
Fuse TCP 1.25A
Ring L
Tip S
Gnd
Ring S
Typical circuit for subscriber side
Typical circuit for central office side
Figure 3.Test circuit 1 for Dynamic I BO and V BO parameter s
100V/µ s, di /dt< 10 A/ µs, Ipp= XXXA
2
U 10 µF
45
66 470
83
0.36 nF
46 µH
KeyTek 'System 2' generatorw ithP N246I module
1k V/ µs, di /dt< 10 A/ µs, Ipp= 10 A
26 µH
250 47
U 60 µF 12
46 µH
KeyTek 'System 2' generatorw ithP N246I module
TSS 04
All data are subject to changes,Please check our data sheets at www.21Leading.com for updates.

No Preview Available !

Thyristor Surge Suppressors
P0080~P3500TA Serise
Figure 4. Test circuit 3 for dynamic IH parameter
R
Surge generator
VBAT =- 48 V
D.U.T
This is a GO-NOGO test which allows to confirm the holding current (IH) level in a
functional test circuit.
TEST PROCEDURE
1/ Adjust the current level at the Iv Halue by short circuiting the AK of the D.U.T.
2/ Fire the D.U.T.w ith a surge current
I=PP 10A, 10/1000µs.
3/ The D.U.T.w ill come back off-state within 50ms maximum.
Figure 5. Test circuit 2 for I BO and V BO parameters
220V 50Hz
K
ton = 20ms
Vout
R1 = 140
R2 = 240
DUT
1/4
IBO
measurement
VBO
measurement
TEST PROCEDURE
Pulse test duration (tp = 20ms):
for Bidirectional devices = Switch K is closed
for Unidirectional devices = Switch K is open
VOUT selection:
Device with VB<O
Device with VBO
200VV
200VV
OUTR= 250V MS, R1 = 140
OUTR= 480V MS, R2 = 240
All data are subject to changes,Please check our data sheets at www.21Leading.com for updates.
TSS 05