MT28EW128ABA pdf, MT28EW128ABA 데이터시트, MT28EW128ABA 데이타시트

No Preview Available !

128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR

Features

Parallel NOR Flash Embedded Memory

MT28EW128ABA

Features

• Single-level cell (SLC) process technology

• Density: 128Mb

• Supply voltage

– VCC = 2.7–3.6V (program, erase, read)

– VCCQ = 1.65 - VCC (I/O buffers)

• Asynchronous random/page read

– Page size: 16 words or 32 bytes

– Page access: 20ns

– Random access: 70ns (VCC = VCCQ = 2.7-3.6V)

– Random access: 75ns (VCCQ = 1.65-VCC)

• Buffer program (512-word program buffer)

– 2.0 MB/s (TYP) when using full buffer program

– 2.5 MB/s (TYP) when using accelerated buffer

program (VHH)

• Word/Byte program: 25us per word (TYP)

• Block erase (128KB): 0.2s (TYP)

• Memory organization

– Uniform blocks: 128KB or 64KW each

– x8/x16 data bus

• Program/erase suspend and resume capability

– Read from another block during a PROGRAM

SUSPEND operation

– Read or program another block during an ERASE

SUSPEND operation

• Unlock bypass, block erase, chip erase, and write to

buffer capability

• BLANK CHECK operation to verify an erased block

• CYCLIC REDUNDANCY CHECK (CRC) operation to

verify a program pattern

• VPP/WP# protection

– Protects first or last block regardless of block

protection settings

• Software protection

– Volatile protection

– Nonvolatile protection

– Password protection

• Extended memory block

– 128-word (256-byte) block for permanent, secure

identification

– Programmed or locked at the factory or by the

customer

• JESD47-compliant

– 100,000 (minimum) ERASE cycles per block

– Data retention: 20 years (TYP)

• Package

– 56-pin TSOP, 14 x 20mm (JS)

– 64-ball LBGA, 11 x 13mm (PC)

– 56-ball VFBGA, 7 x 9mm (PN)

• RoHS-compliant, halogen-free packaging

• Operating temperature

– Ambient: –40°C to +85°C

PDF: 09005aef85c59413

mt28e-qlhp-W128-ABA-S-IT.pdf - Rev. F 05/18 EN

1 Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

No Preview Available !

128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR

Features

Part Numbering Information

For available options, such as packages or high/low protection, or for further information, contact your Micron

sales representative. Part numbers can be verified at www.micron.com. Feature and specification comparison by

device type is available at www.micron.com/products. Contact the factory for devices not found.

Figure 1: Part Number Chart

MT 28E W 512 A B A 1 H JS - 0 S IT ES

Micron Technology

Part Family

28E = Embedded Parallel NOR

Voltage

W = 2.7–3.6V VCC core

Density

128 = 128Mb

256 = 256Mb

512 = 512Mb

01G = 1Gb

02G = 2Gb

Stack

A = Single die

B = Two die

Device Generation

B = 2nd generation

Die Revision

A = Rev A

Configuration

1 = x8, x16

Production Status

Blank = Production

ES = Engineering sample

Operating Temperature

IT = –40°C to +85°C

Special Options

S = Standard

Security Features

0 = Standard default security

1 = OTP configurable

Package Codes

JS = 56-pin TSOP, 14mm x 20mm

PN = 56-ball VFBGA, 7mm x 9mm

PC = 64-ball LBGA, 11mm x 13mm

(All packages are lead-free, halogen-free,

RoHS-compliant)

Block Structure

H = High lock

L = Low lock

PDF: 09005aef85c59413

mt28e-qlhp-W128-ABA-S-IT.pdf - Rev. F 05/18 EN

2 Micron Technology, Inc. reserves the right to change products or specifications without notice.

No Preview Available !

128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR

Features

Contents

Important Notes and Warnings ......................................................................................................................... 7

General Description ......................................................................................................................................... 8

Signal Assignments ........................................................................................................................................... 9

Signal Descriptions ......................................................................................................................................... 12

Memory Organization .................................................................................................................................... 14

Memory Configuration ............................................................................................................................... 14

Memory Map ............................................................................................................................................. 14

Bus Operations ............................................................................................................................................... 15

Read .......................................................................................................................................................... 15

Write .......................................................................................................................................................... 15

Standby ..................................................................................................................................................... 16

Output Disable ........................................................................................................................................... 16

Reset .......................................................................................................................................................... 16

Registers ........................................................................................................................................................ 17

Data Polling Register .................................................................................................................................. 17

Lock Register .............................................................................................................................................. 22

Standard Command Definitions – Address-Data Cycles .................................................................................... 24

READ and AUTO SELECT Operations .............................................................................................................. 27

READ/RESET Command ............................................................................................................................ 27

READ CFI Command .................................................................................................................................. 27

AUTO SELECT Command ........................................................................................................................... 27

Read Electronic Signature ........................................................................................................................... 28

Cyclic Redundancy Check Operation ............................................................................................................... 29

CYCLIC REDUNDANCY CHECK Command ................................................................................................. 29

Cyclic Redundancy Check Operation Command Sequence .......................................................................... 29

Bypass Operations .......................................................................................................................................... 32

UNLOCK BYPASS Command ...................................................................................................................... 32

UNLOCK BYPASS RESET Command ............................................................................................................ 32

Program Operations ....................................................................................................................................... 33

PROGRAM Command ................................................................................................................................ 33

UNLOCK BYPASS PROGRAM Command ..................................................................................................... 33

WRITE TO BUFFER PROGRAM Command .................................................................................................. 33

UNLOCK BYPASS WRITE TO BUFFER PROGRAM Command ....................................................................... 36

WRITE TO BUFFER PROGRAM CONFIRM Command .................................................................................. 36

BUFFERED PROGRAM ABORT AND RESET Command ................................................................................ 36

PROGRAM SUSPEND Command ................................................................................................................ 36

PROGRAM RESUME Command .................................................................................................................. 37

ACCELERATED BUFFERED PROGRAM Operations .......................................................................................... 37

Erase Operations ............................................................................................................................................ 38

CHIP ERASE Command .............................................................................................................................. 38

UNLOCK BYPASS CHIP ERASE Command ................................................................................................... 38

BLOCK ERASE Command ........................................................................................................................... 38

UNLOCK BYPASS BLOCK ERASE Command ................................................................................................ 39

ERASE SUSPEND Command ....................................................................................................................... 39

ERASE RESUME Command ........................................................................................................................ 40

ACCELERATED CHIP ERASE Operations ......................................................................................................... 40

BLANK CHECK Operation .............................................................................................................................. 41

BLANK CHECK Commands ........................................................................................................................ 41

Device Protection ........................................................................................................................................... 42

Hardware Protection .................................................................................................................................. 42

PDF: 09005aef85c59413

mt28e-qlhp-W128-ABA-S-IT.pdf - Rev. F 05/18 EN

3 Micron Technology, Inc. reserves the right to change products or specifications without notice.

No Preview Available !

128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR

Features

Software Protection .................................................................................................................................... 42

Volatile Protection Mode ............................................................................................................................. 43

Nonvolatile Protection Mode ...................................................................................................................... 43

Password Protection Mode .......................................................................................................................... 43

Block Protection Command Definitions – Address-Data Cycles ........................................................................ 46

Protection Operations .................................................................................................................................... 49

LOCK REGISTER Commands ...................................................................................................................... 49

PASSWORD PROTECTION Commands ....................................................................................................... 49

NONVOLATILE PROTECTION Commands .................................................................................................. 49

NONVOLATILE PROTECTION BIT LOCK BIT Commands ............................................................................ 50

VOLATILE PROTECTION Commands .......................................................................................................... 51

EXTENDED MEMORY BLOCK Commands .................................................................................................. 51

EXIT PROTECTION Command .................................................................................................................... 52

Common Flash Interface ................................................................................................................................ 53

Power-Up and Reset Characteristics ................................................................................................................ 57

Absolute Ratings and Operating Conditions ..................................................................................................... 59

DC Characteristics .......................................................................................................................................... 61

Read AC Characteristics .................................................................................................................................. 63

Write AC Characteristics ................................................................................................................................. 67

Data Polling/Toggle AC Characteristics ............................................................................................................ 74

Program/Erase Characteristics ........................................................................................................................ 76

Package Dimensions ....................................................................................................................................... 78

Revision History ............................................................................................................................................. 81

Rev. F –05/18 .............................................................................................................................................. 81

Rev. E – 11/16 ............................................................................................................................................. 81

Rev. D – 04/16 ............................................................................................................................................. 81

Rev. C – 07/15 ............................................................................................................................................. 81

Rev. B – 03/15 ............................................................................................................................................. 81

Rev. A – 07/14 ............................................................................................................................................. 81

PDF: 09005aef85c59413

mt28e-qlhp-W128-ABA-S-IT.pdf - Rev. F 05/18 EN

4 Micron Technology, Inc. reserves the right to change products or specifications without notice.

No Preview Available !

128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR

Features

List of Figures

Figure 1: Part Number Chart ............................................................................................................................ 2

Figure 2: Logic Diagram ................................................................................................................................... 8

Figure 3: 56-Pin TSOP (Top View) .................................................................................................................... 9

Figure 4: 64-Ball LBGA (Top View – Balls Down) ............................................................................................. 10

Figure 5: 56-Ball VFBGA (Top View – Balls Down) ........................................................................................... 11

Figure 6: Data Polling Flowchart .................................................................................................................... 19

Figure 7: Toggle Bit Flowchart ........................................................................................................................ 20

Figure 8: Data Polling/Toggle Bit Flowchart .................................................................................................... 21

Figure 9: Lock Register Program Flowchart ..................................................................................................... 23

Figure 10: Boundary Condition of Program Buffer Size .................................................................................... 34

Figure 11: WRITE TO BUFFER PROGRAM Flowchart ...................................................................................... 35

Figure 12: Software Protection Scheme .......................................................................................................... 44

Figure 13: Set/Clear Nonvolatile Protection Bit Algorithm Flowchart ............................................................... 50

Figure 14: Power-Up Timing .......................................................................................................................... 57

Figure 15: Reset AC Timing – No PROGRAM/ERASE Operation in Progress ...................................................... 58

Figure 16: Reset AC Timing During PROGRAM/ERASE Operation .................................................................... 58

Figure 17: AC Measurement Load Circuit ....................................................................................................... 60

Figure 18: AC Measurement I/O Waveform ..................................................................................................... 60

Figure 19: Random Read AC Timing (8-Bit Mode) ........................................................................................... 64

Figure 20: Random Read AC Timing (16-Bit Mode) ......................................................................................... 65

Figure 21: BYTE# Transition Read AC Timing .................................................................................................. 65

Figure 22: Page Read AC Timing (16-Bit Mode) ............................................................................................... 66

Figure 23: WE#-Controlled Program AC Timing (8-Bit Mode) .......................................................................... 68

Figure 24: WE#-Controlled Program AC Timing (16-Bit Mode) ......................................................................... 69

Figure 25: CE#-Controlled Program AC Timing (8-Bit Mode) ........................................................................... 71

Figure 26: CE#-Controlled Program AC Timing (16-Bit Mode) ......................................................................... 72

Figure 27: Chip/Block Erase AC Timing (16-Bit Mode) .................................................................................... 73

Figure 28: Accelerated Program AC Timing ..................................................................................................... 73

Figure 29: Data Polling AC Timing .................................................................................................................. 74

Figure 30: Toggle/Alternative Toggle Bit Polling AC Timing .............................................................................. 75

Figure 31: 56-Pin TSOP – 14mm x 20mm (Package Code: JS) ............................................................................ 78

Figure 32: 64-Ball LBGA – 11mm x 13mm (Package Code: PC) ......................................................................... 79

Figure 33: 56-Ball VFBGA – 7mm x 9mm (Package Code: PN) .......................................................................... 80

PDF: 09005aef85c59413

mt28e-qlhp-W128-ABA-S-IT.pdf - Rev. F 05/18 EN

5 Micron Technology, Inc. reserves the right to change products or specifications without notice.