2'7;;;[[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
ODTXXXxx is a family of 1 to 24 mA, non-inverting, TTL-level output buffer pieces.
Logic Symbol
Truth Table
ODTXXXxx
A
PADM
A PADM
LL
HH
HDL Syntax
Verilog .................... ODTXXXxx inst_name (PADM, A);
VHDL...................... inst_name: ODTXXXxx port map (PADM, A);
Pin Loading
Pin Name
A (eq-load)
ODTXXX01
4.3
ODTXXX02
4.3
ODTXXX04
6.2
Load
ODTXXX08
8.3
ODTXXX12
8.2
Power Characteristics
Cell Output Drive (mA)
ODTXXX01
1
ODTXXX02
2
ODTXXX04
4
ODTXXX08
8
ODTXXX12
12
ODTXXX16
16
ODTXXX24
24
a. See page 2-15 for power equation.
Power Characteristicsa
Static IDD (TJ = 85°C) (nA)
TBD
EQLpd (Eq-load)
149.5
TBD
155.0
TBD
165.6
TBD
189.8
TBD
210.7
TBD
234.8
TBD
248.2
Propagation Delays (ns)
Conditions: TJ = 25°C, VDD = 5.0V, Typical Process
Capacitive Load (pF)
15
ODTXXX01
From: A
tPLH
To: PADM tPHL
2.52
7.11
25
3.69
10.44
35
4.86
13.76
4-49
ODTXXX16
8.2
50
6.58
18.75
ODTXXX24
10.3
75 (max)
9.33
27.11