ISL62771.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 ISL62771 데이타시트 다운로드

No Preview Available !

DATASHEET
ISL62771
Multiphase PWM Regulator for AMD Fusion™ Mobile CPUs Using SVI 2.0
FN8321
Rev 4.00
November 18, 2015
The ISL62771 is fully compliant with AMD Fusion SVI 2.0 and
provides a complete solution for microprocessor and graphics
processor core power. The ISL62771 controller supports two
Voltage Regulators (VRs) with three integrated gate drivers. The
Core VR supports 2-, or 1-phase configurations while the
Northbridge VR supports 1-phase operation. The two VRs share a
serial control bus to communicate with the AMD CPU and achieve
lower cost and smaller board area compared with two-chip
solutions.
The PWM modulator is based on Intersil’s Robust Ripple
Regulator R3™ Technology. Compared to traditional modulators,
the R3 modulator can automatically change switching frequency
for faster transient settling time during load transients and
improved light-load efficiency.
The ISL62771 has several other key features. Both outputs
support DCR current sensing with single NTC thermistor for
DCR temperature compensation or accurate resistor current
sensing. Both outputs utilize remote voltage sense, adjustable
switching frequency, OC protection and power-good.
Applications
• AMD fusion CPU/GPU and APU core power
• Notebook computers
Related Literature
TB497, “Disabling the North Bridge Regulator on the
ISL62771”
Features
• Supports AMD SVI 2.0 serial data bus interface
- Serial VID clock frequency range 100kHz to 25MHz
• Dual output controller with integrated drivers
• Precision voltage regulation
- 0.5% system accuracy over-temperature
- 0.5V to 1.55V in 6.25mV steps
- Enhanced load line accuracy
• Supports multiple current sensing methods
- Lossless inductor DCR current sensing
- Precision resistor current sensing
• Programmable 1- or 2-phase for the core output
• Adaptive body diode conduction time reduction
• Superior noise immunity and transient response
• Output current and voltage telemetry
• Differential remote voltage sensing
• High efficiency across entire load range
• Programmable VID offset and droop on both outputs
• Programmable switching frequency for both outputs
• Excellent dynamic current balance between phases
• Protection: OCP/WOC, OVP, PGOOD and thermal monitor
• Small footprint 40 Ld 5x5 TQFN package
- Pb-free (RoHS compliant)
Core Performance
100
90
80
70
60
50
40
30
20
10
0
0
VIN = 12V
VIN = 19V
VIN = 8V
VOUT CORE = 1.1V
5 10 15 20 25 30 35 40 45 50 55
IOUT (A)
FIGURE 1. EFFICIENCY vs LOAD
1.12
1.10
1.08
1.06
1.04
1.02
VIN = 12V
VIN = 8V
1.00
VIN = 19V
0.98 VOUT CORE = 1.1V
0.96 0 5 10 15 20 25 30 35 40 45 50 55
IOUT (A)
FIGURE 2. VOUT vs LOAD
FN8321 Rev 4.00
November 18, 2015
Page 1 of 35

No Preview Available !

ISL62771
Table of Contents
Simplified Application Circuit for Mid-Power CPUs . . . . . . . 4
Simplified Application Circuit for Low Power CPUs [1+1
Con-figuration] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Simplified Application Circuit for Low Power CPUs [1+1
Con-figuration] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pin Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . .11
Thermal Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Recommended Operating Conditions . . . . . . . . . . . . . . . . .11
Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Gate Driver Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . .13
Theory of Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Multiphase R3™ Modulator . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Diode Emulation and Period Stretching . . . . . . . . . . . . . . . . . 15
Channel Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Start-Up Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Voltage Regulation and Load Line Implementation . . . . . . . 16
Differential Sensing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Phase Current Balancing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Dynamic Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Adaptive Body Diode Conduction Time Reduction . . . . . . . . 19
Resistor Configuration Options. . . . . . . . . . . . . . . . . . . . . . .19
VR Offset Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
CCM Switching Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
AMD Serial VID Interface 2.0 . . . . . . . . . . . . . . . . . . . . . . . . . 20
Pre-PWROK Metal VID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
SVI Interface Active . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
VID-on-the-Fly Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
SVI Data Communication Protocol . . . . . . . . . . . . . . . . . . . . . 21
SVI Bus Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Power States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Dynamic Load Line Slope Trim . . . . . . . . . . . . . . . . . . . . . . . . 23
Dynamic Offset Trim. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Telemetry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Protection Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Overcurrent . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Current Balance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Undervoltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Overvoltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Thermal Monitor [NTC, NTC_NB]. . . . . . . . . . . . . . . . . . . . . . . 25
Fault Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Interface Pin Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Key Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Inductor DCR Current-Sensing Network . . . . . . . . . . . . . . . . 26
Resistor Current-Sensing Network . . . . . . . . . . . . . . . . . . . . . 28
Overcurrent Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Load Line Slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Compensator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Current Balancing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Thermal Monitor Component Selection . . . . . . . . . . . . . . . . . 30
Layout Guidelines. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
PCB Layout Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
About Intersil. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
FN8321 Rev 4.00
November 18, 2015
Page 2 of 35

No Preview Available !

ISL62771
Simplified Application Circuit for Mid-Power CPUs
VNB
NB_PH
Ri
NTC
Cn
ISUMN_NB
ISUMP_NB
BOOT_NB
UGATE_NB
PHASE_NB
LGATE_NB
VIN
NB_PH
VNB
VNB
VNB_SENSE
COMP_NB
FB_NB
VSEN_NB
IMON_NB
NTC_NB
VR_HOT_L
THERMAL INDICATOR
PWROK
SVT
ISL62771
IMON
µP SVD
SVC
NTC
VDDIO
VCORE_SENSE
PH1
PH2
VO1
VO2
COMP
FB
VSEN
RTN
ISEN1
ISEN2
Ri
Cn NTC
ISUMN
ISUMP
BOOT2
UGATE2
PHASE2
LGATE2
BOOT1
UGATE1
PHASE1
LGATE1
VIN
PH2
VIN
VO2
VCORE
PH1
VO1
FN8321 Rev 4.00
November 18, 2015
FIGURE 3. TYPICAL APPLICATION CIRCUIT USING DCR SENSING
Page 3 of 35

No Preview Available !

ISL62771
Simplified Application Circuit for Low Power CPUs [1+1 Configuration]
NBN
Ri
Cn NTC
NBP
ISUMN_NB
ISUMP_NB
BOOT_NB
UGATE_NB
PHASE_NB
LGATE_NB
VIN
VNB
NBP NBN
VNB_SENSE
µP
*RESISTOR REQUIRED OR ISEN1
WILL PULL HIGH IF LEFT OPEN AND
DISABLE CHANNEL 1.
10k*
+5V
VCORE_SENSE
CoreN
CoreP
Ri
Cn NTC
COMP_NB
FB_NB
VSEN_NB
IMON_NB
NTC_NB
VR_HOT
THERMAL INDICATOR
PWROK
SVT
SVD
SVC
VDDIO
ISEN1
ISEN2
ISL62771
NTC
IMON
BOOT2 OPEN
UGATE2
PHASE2
OPEN
OPEN
COMP
LGATE2 OPEN
FB
VSEN
RTN
BOOT1
UGATE1
PHASE1
LGATE1
ISUMN
VIN
VCORE
CoreP CoreN
ISUMP
FN8321 Rev 4.00
November 18, 2015
FIGURE 4. TYPICAL APPLICATION CIRCUIT USING RESISTOR SENSING
Page 4 of 35

No Preview Available !

ISL62771
Simplified Application Circuit for Low Power CPUs [1+1 Configuration]
VNB
Ri
Cn NTC
NB_PH
ISUMN_NB
ISUMP_NB
BOOT_NB
UGATE_NB
PHASE_NB
LGATE_NB
VIN
NB_PH
VNB
VNB
VNB_SENSE
µP
*RESISTOR REQUIRED OR ISEN1
WILL PULL HIGH IF LEFT OPEN AND 10k*
DISABLE CHANNEL 1.
+5V
VCORE_SENSE
Ri
VO
Cn NTC
PH
COMP_NB
FB_NB
VSEN_NB
IMON_NB
NTC_NB
VR_HOT
THERMAL INDICATOR
PWROK
SVT
SVD
SVC
VDDIO
ISEN1
ISEN2
COMP
FB
VSEN
RTN
ISUMN
NTC
IMON
ISL62771
BOOT2 OPEN
UGATE2
PHASE2
OPEN
OPEN
LGATE2 OPEN
BOOT1
UGATE1
PHASE1
LGATE1
VIN
PH
ISUMP
VCORE
VO
FN8321 Rev 4.00
November 18, 2015
FIGURE 5. TYPICAL APPLICATION CIRCUIT USING INDUCTOR DCR SENSING
Page 5 of 35