ISL6505.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 ISL6505 데이타시트 다운로드

No Preview Available !

ISL6505
OBSOLETE PRODUCT
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc
Multiple Linear Power Controller with ACPI Control Interface
DATASHEET
FN9109
Rev 3.00
Dec 1, 2005
The ISL6505 complements other power building blocks
(voltage regulators) in ACPI-compliant designs for
microprocessor and computer applications. The IC
integrates three linear controllers/regulators, switching,
monitoring and control functions into a 20-pin wide-body
SOIC or 20-pin QFN (also known as MLF) 5x5 package.
The ISL6505’s operating mode (active or sleep outputs) is
selectable through two digital control pins, S3 and S5.
One linear controller generates the 3.3VDUAL/3.3VSB
voltage plane from the ATX supply’s 5VSB output, powering
the south bridge and the PCI slots through an external NPN
pass transistor during sleep states (S3, S4/S5). In active
state (during S0 and S1/S2), the 3.3VDUAL/3.3VSB linear
regulator uses an external N-channel pass MOSFET to
connect the outputs directly to the 3.3V input supplied by an
ATX power supply, for minimal losses. The
3.3VDUAL/3.3VSB output is active for as long as the ATX 5VSB
voltage is applied to the chip.
A controller powers up the 5VDUAL plane by switching in the
ATX 5V output through an NMOS transistor in active states,
or by switching in the ATX 5VSB through a PMOS (or PNP)
transistor in S3 sleep state. In S4/S5 sleep states, the
ISL6505 5VDUAL output is either shut down or stays on,
based on the state of the EN5 pin.
An internal linear regulator supplies the 1.2V for the voltage
identification circuitry (VID) only during active states (S0 and
S1/S2), and uses the 3V3 pin as input source for its internal
pass element.
A linear controller generates VOUT1 from the
3.3VDUAL/3.3VSB voltage plane, using an external NFET.
The voltage is user-programmable to values between 1.2V
and 1.5V, using an external resistor divider. The mode is
user-selectable with the LAN pin; a logic high (or open)
selects the 10/100 LAN mode, where VOUT1 is always on
(S0-S5); a logic low selects the Gigabit Ethernet mode,
where VOUT1 is only on during active modes (S0-S2).
Features
• Provides four ACPI-Controlled Voltages
- 5VDUAL USB/Keyboard/Mouse
- 3.3VDUAL/3.3VSB PCI/Auxiliary/LAN
- 1.2VVID Processor VID Circuitry
- VOUT1 (1.2V - 1.5V programmable) LAN/Ethernet
• Excellent Output Voltage Regulation
- All Outputs: 2.0% over temperature (as applicable)
• Small Size; Very Low External Component Count
• Undervoltage Monitoring of All Outputs with Centralized
FAULT Reporting and Temperature Shutdown
• QFN Package:
- Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
ACPI-Compliant Power Regulation for Motherboards
Ordering Information
TEMP.
PART NUMBER RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6505CB*
0 to 70 20 Ld Wide SOIC
M20.3
ISL6505CR*
0 to 70 20 Ld 5x5 QFN
L20.5x5
ISL6505CRZ*
(Note 1)
0 to 70
20 Ld 5x5 QFN
(Pb-free)
L20.5x5
ISL6505EVAL1 Evaluation Board (SOIC)
ISL6505EVAL2 Evaluation Board (QFN)
Add “-T” suffix for tape and reel.
NOTE:
1. Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and
100% matte tin plate termination finish, which are RoHS
compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at
Pb-free peak reflow temperatures that meet or exceed the
Pb-free requirements of IPC/JEDEC J STD-020.
Pinouts - See page 6.
FN9109 Rev 3.00
Dec 1, 2005
Page 1 of 18

No Preview Available !

Block Diagram
3V3DLSB
EA4
DR1
FB1
EA3 +
-
TO UV
DETECTOR
FAULT
UV DETECTOR
10A
UV COMP
+
4.10V
-
3V3DL 5V 3V3
5VSB DLA 5VDLSB
5V MONITOR
4.5V/4.25V
5VSB POR
4.4V/3.4V
3V3 MONITOR
2.75V/2.60V
TEMPERATURE
MONITOR
(TMON)
MONITOR AND CONTROL
+
0.80V
-
TO
UV DETECTOR
+ EA3
-
TO 3V3
+
-
10mA
1V2VID
VID_PG
5VDL GND
SS
S3 S5 EN5
LAN
FIGURE 1.
VID_CT

No Preview Available !

ISL6505
Simplified Power System Diagram
+5VIN
+12VIN
+5VSB
+3.3VIN
FAULT
Q2
3.3VDUAL /3.3VSB
3.3V
VOUT1
Q3
Q6
R20
SHUTDOWN
SX, EN5, LAN
R21
4
Typical Application
+5VIN
+12VIN
+5VSB
+3.3VIN
ISL6505
LINEAR
CONTROLLER
LINEAR
REGULATOR
LINEAR
CONTROLLER
CONTROL
LOGIC
FIGURE 2.
1.2VVID
1.2V
VID_PG
Q4
Q5
5VDUAL
5V
VOUT1
1.2V - 1.5V
COUT1
Q2
RDLA
Q6
DR1
R20
FB1
R21
3V3DLSB
VOUT3
3.3VDUAL/3.3VSB
FAULT
SLP_S3
SLP_S5
SHUTDOWN
Q3
COUT3
EN5
LAN
3V3DL
EN5
LAN
FAULT
S3
S5
SS
CSS
3V3 5V 5VSB
1V2VID
VID_CT
CCT_VID
COUT2
VOUT2
1.2VVID
ISL6505
VID_PG
5VDLSB
DLA
5VDL
Q5
COUT4
VID PGOOD
Q4
VOUT4
5VDUAL
GND
FN9109 Rev 3.00
Dec 1, 2005
FIGURE 3.
Page 3 of 18

No Preview Available !

ISL6505
Absolute Maximum Ratings
Supply Voltage, V5VSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0V
DLA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to +14.5V
All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+ 7.0V
ESD Classification (Human Body Model) . . . . . . . . . . . . . . . . . .2kV
Recommended Operating Conditions
Supply Voltage, V5VSB . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5%
Lowest 5VSB Supply Voltage Guaranteeing Parameters . . . . +4.5V
Digital Inputs, VSx . . .
Ambient Temperature
......
Range.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
. .0 to +5.5V
0oC to 70oC
Junction Temperature Range . . . . . . . . . . . . . . . . . . . 0oC to 125oC
Thermal Information
Thermal Resistance (Typical)
JA (oC/W) JC (oC/W)
SOIC Package (Note 2) . . . . . . . . . . .
65
N/A
QFN Package (Notes 3, 4) . . . . . . . . .
35
5
Maximum Junction Temperature (Plastic Package) . . . . . . . .150oC
Maximum Storage Temperature Range . . . . . . . . . -65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
2. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
3. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
4. For JC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted Refer to Figures 1, 2 and 3
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX
VCC SUPPLY CURRENT
Nominal Supply Current
I5VSB
Shutdown Supply Current
I5VSB(OFF) VSS = 0.8V
POWER-ON RESET, SOFT-START, AND VOLTAGE MONITORS
-6-
-4-
5VSB Rising POR Threshold
4.0 4.3 4.5
5VSB Falling POR Threshold
3.15 3.4 3.55
5VSB POR Hysteresis
- 0.9 -
3V3 Rising Threshold
2.8 2.93 3.0
3V3 Falling Threshold
2.65 2.78 2.9
3V3 Hysteresis
- 150 -
5V Rising Threshold
4.25 4.4 4.5
5V Falling Threshold
4.0 4.15 4.3
5V Hysteresis
- 250 -
VID_PG Rising Threshold
- 1.04 -
VID_PG Hysteresis
- 50 -
VID_CT Charging Current
IVID_CT
Soft-Start Current
ISS
Soft-Start Shutdown Voltage Threshold
VSD
LINEAR REGULATOR (VOUT1; DR1 and FB1 pins)
VOUT1 Regulation
VOUT1 Nominal Voltage Level
VOUT1
VOUT1 Undervoltage Rising Threshold
VOUT1 Undervoltage Hysteresis
DR1 Output Drive Current
IDR1
VVID_CT = 0V
VOUT1 = 1.2V to 1.5V
Based on external resistors
FB1 pin
FB1 pin
V3V3DL = 3.3V
- 10 -
- 10 -
- - 0.8
- - 2.0
- 1.5 -
- 1.2 -
- 50 -
- 10 -
UNITS
mA
mA
V
V
V
V
V
mV
V
V
mV
V
mV
A
A
V
%
V
V
mV
mA
FN9109 Rev 3.00
Dec 1, 2005
Page 4 of 18

No Preview Available !

ISL6505
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted Refer to Figures 1, 2 and 3 (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
1.2VVID LINEAR REGULATOR (VOUT2)
1V2VID Regulation
- - 2.0 %
1V2VID Nominal Voltage Level
1V2VID Undervoltage Rising Threshold
V1V2VID
- 1.2 -
- 0.92 -
V
V
1V2VID Undervoltage Hysteresis
- 100 -
mV
1V2VID Output Current
I1V2VID
3.3VDUAL/3.3VSB LINEAR REGULATOR (VOUT3)
3V3DL Sleep State Regulation
V3V3 = 3.3V
- - 180 mA
- - 2.0 %
3V3DL Nominal Voltage Level
3V3DL Undervoltage Rising Threshold
V3V3DL
- 3.3 -
- 2.62 -
V
V
3V3DL Undervoltage Hysteresis
- 150 -
mV
3V3DLSB Output Drive Current
5VDUAL SWITCH CONTROLLER (VOUT4)
5VDL Undervoltage Rising Threshold
I3V3DLSB V5VSB = 5V
30 50
-
- 4.10 -
mA
V
5VDL Undervoltage Hysteresis
- 120 -
mV
5VDLSB Output Drive Current
TIMING INTERVALS
I5VDLSB V5VDLSB = 4V, V5VSB = 5V
-20 - -40 mA
Active State Assessment Past Input UV
Thresholds (Note 5)
42 53 64
ms
Active-to-Sleep Control Input Delay
- 200 -
s
Falling UV Threshold Timeout (All Monitors)
- 10 -
s
CONTROL I/O (S3, S5, EN5, LAN, FAULT)
High Level Input Threshold
S3, S5, EN5, LAN
- - 2.2 V
Low Level Input Threshold
S3, S5, EN5, LAN
0.8 -
-
V
Internal Pull-up Current to 5VSB
S3, S5 to GND
- 50 -
A
Internal Pull-up Current to 5VSB
EN5, LAN to GND
- 10 -
A
Input Leakage Current to 5VSB
EN5, LAN to 5VSB
- - 10 mA
FAULT Current IOH (to 5VSB)
FAULT = 4.6V, 5VSB = 5V
- -7.5 -
mA
FAULT Current IOL (to GND)
FAULT = 0.4V, 5VSB = 5V
- 0.75 -
mA
TEMPERATURE MONITOR
Fault-Level Threshold (Note 6)
Shutdown-Level Threshold (Note 6)
125 -
- 155
-
-
oC
oC
NOTES:
5. Guaranteed by Correlation.
6. Guaranteed by Design.
FN9109 Rev 3.00
Dec 1, 2005
Page 5 of 18