M0116SD-161SDBR1-1.pdf 데이터시트 (총 22 페이지) - 파일 다운로드 M0116SD-161SDBR1-1 데이타시트 다운로드

No Preview Available !

 
 
 
M0116SD161SDBR11  
Vacuum Fluorescent Display Module 
RoHS Compliant 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   
   
   
   
 
 
 
 
 
 
 
 
 
      Newhaven Display International, Inc. 
      2511 Technology Drive, Suite 101 
      Elgin IL, 60124 
      Ph: 8478448795  Fax: 8478448796 
www.newhavendisplay.com 
nhtech@newhavendisplay.com 
nhsales@newhavendisplay.com 

No Preview Available !

STANDARD
NAME
SPECIFICATION FOR APPROVAL
DOCUMENT NO.
REV. NO.
00
PAGE
2/22
1. SCOPE
This specification applies to VFD module (Model No: M0116SD-161SDBR1-1) .
2. FEATURES
2.1 LCD compatible interface and mounting holes.
(This VFD module is capable to communicate some different type of bus systems such as i80 (Intel) or
M68 (Motorola), 8-bit or 4-bit parallel data.), or a synchronous serial interface.
2.2 High quality of display and luminance.
2.3 Compact and light-weight unit by using new VFD technology and flat packed one-chip controller.
2.4 +5V single power supply.
2.5 Luminance adjustment available by software (4 levels).
2.6 8 user definable fonts available (CG-RAM font).
2.7 ASCII and Japanese Katakana characters (CG-ROM font).
3. GENERAL DESCRIPTIONS
3.1 This specification becomes effective after being approved by the purchaser.
3.2 When any conflict is found in the specification appropriate action shall be taken upon agreement of
both parties.
3.3 The expected necessary service parts should be arranged by the customer before the completion of
production.
4. PRODUCT SPECIFICATIONS
4.1 Type
Type
Digit Format
Table-1
M0116SD-161SDBR1-1
5h8Dot Matrix with Cursor
4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)
Outer
Dimensions
Parameter
Width
Height
Thickness
Specification
80.0f1.0
36.0f1.0
9.35 Max
Table-2
Unit
mm
mm
mm

No Preview Available !

STANDARD
NAME
SPECIFICATION FOR APPROVAL
DOCUMENT NO.
REV. NO
00
PAGE
3/22
Parameter
Display size
Number of digit
Character Size
Character Pitch
Dot Size
Display color
4.4 Environment Conditions
Parameter
Operating temperature
Storage temperature
Humidity(operating)
(See Fig-9 on Page 7/20 for details)
W*h
W*H
W*H
W*H
W*H
W*H
51.5*5.29
16 digits*1 line
2.8*5.29
1.27*5.29
0.28*0.53
Green (X=0.250,Y=0.439)
Symbol
Topr
Tstg
Topr
Min
-40
-50
0
Max
+85
+95
85
Table-3
Unit
mm
mm
mm
mm
Table-4
Unit
C
C
%
Humidity(non-operating)
Hstg 0
90 %
Vibration(5-55hz)
-
shock
4.5 Absolute Maximum Ratings
-
rete m ara p
Supply voltage
Vic
Input signal voltage
Vis
4.6 Recommend Operating Conditions
Parameter
Symbol
Supply voltage
Vcc
Input signal voltage
Vis
Operating temperature
Topr
4.7 DC Characteristics (Ta=+25 , Vcc=+5.0Vdc)
-4G
- 40 G
Table-5
ni M
x a l Mo b t im n y U S
-0.5 6.0 Vdc
-0.5
Vcc+0.5
Vdc
Table-6
Min Typ. Max. Unit
4.5 5.0 5.5 Vdc
0 - Vcc Vdc
-20 +50 +70 C
Table-7
) Icc shows the current when all dots are turned on. The surge current can be approx.3 times the
peak surge current amplitude and duration
are dependent on the characteristics of the host power supply.

No Preview Available !

STANDARD
NAME
SPECIFICATION FOR APPROVAL
4.8 Timing Chart and AC Characteristics
4.8.1 Power-on Reset and /or REST Signal Timing
9&&
:5
Toff(Vcc)
Min 100ms
0.2V
Tr(Vcc)
Max 1ms
4.5V
Twait
Min 500ns
DOCUMENT NO.
REV.NO PAGE
00 4/22
567
1RWH 7ZDLW ,QWHUQDO 5HVHWLQJ 7LPH
Fig-1 Power-on Reset and RESET signal Timing
4.8.2 I80 type CPU bus write in Timing
Treset
Min 500ns
RS
/WR
Tstr(RS)
Min 10ns
Tcyc(/WR)
Th(RS)
Min 10ns
Min 200ns Tccl (/WR)
Min 30ns
Tds(data)
Min 30ns
Twh(/WR)
Min 100ns
Thw(data)
Min 10ns
DB0-DB7
VALID
Fig-2 Data write-in Timing diagram(i80 bus interface)
Fig –2 Data write-in Timing Diagram
4.8.3 i80 type CPU bus read-out Timing
RS
Tsu(RS)
Min 10ns
/RD
Tacc (DATA)
Min 70ns
DB0-DB7
TCYC(RD)
TWL(RD) Min 166ns
Min 70ns
Th(RS)
Min 10ns
9$/,'
Twh(/RD)
Min 70ns
Thw
Min 5ns
Fig-3 Dada Read-out Timing Diagram (i80 bus interface)

No Preview Available !

STANDARD
NAME
SPECIFICATION FOR APPROVAL
DOCUMENT NO.
REV.NO PAGE
00 5/22
4.8.4 M68 type CPU bus write in timing
7VK UVUZ
5: 0LQ QV
7+
0LQ QV
56
7ZO (
(
0LQ QV
7ZK
0LQ QV
7F\F
0LQ QV
'%'%
9$/,'
7VX GDWD
0LQ QV
Fig-4 Data write-in Timing Diagram(M68 bus interface)
4.8.5 M68 type CPU bus read-out Timing
7+:5 '$7$
0LQ QV
R/W
Tsh(rs,r/w)
Min 20ns
Th
Min 10ns
RS
E 7ZO (
0LQ QV
Tcyc
Max 160ns
DB0-DB7
Twh
Min 230ns
Tdly
Max 160ns
Fig-5 Data read-out Timing Diagram (M68)
4.8.6 Synchonous Serial Interface Timing
Thrd
Min 5ns