ISL6742.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 ISL6742 데이타시트 다운로드

No Preview Available !

DATASHEET
ISL6742
Advanced Double-Ended PWM Controller
The ISL6742 is a high-performance double-ended PWM
controller with advanced synchronous rectifier control and
current limit features. It is suitable for both current- and
voltage-mode control methods.
The ISL6742 includes complemented PWM outputs for
Synchronous Rectifier (SR) control. The complemented
outputs may be dynamically advanced or delayed relative to
the main outputs using an external control voltage.
Its advanced current sensing circuitry employs sample and
hold methods to provide a precise average current signal.
Suitable for average current limiting, a technique which
virtually eliminates the current tail-out common to peak
current limiting methods, it is also applicable to current
sharing circuits and average current-mode control.
This advanced BiCMOS design features an adjustable oscillator
frequency up to 2MHz, internal over-temperature protection,
precision dead time control, and short propagation delays.
Additionally, multipulse suppression ensures alternating output
pulses at low duty cycles where pulse skipping may occur.
Ordering Information
PART NUMBER
(Notes 1, 2, 3)
PART
MARKING
TEMP. RANGE
(°C)
PACKAGE
(RoHS
Compliant)
PKG.
DWG. #
ISL6742AAZA ISL 6742AAZ -40 to +105 16 Ld QSOP M16.15A
NOTES:
1. Add “-T” suffix for tape and reel. Please refer to TB347 for details on
reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-
free material sets, molding compounds/die attach materials, and
100% matte tin plate plus anneal (e3 termination finish, which is
RoHS compliant and compatible with both SnPb and Pb-free soldering
operations). Intersil Pb-free products are MSL classified at Pb-free
peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see product information
page for ISL6742. For more information on MSL, please see tech brief
TB363
FN9183
Rev 3.00
December 3, 2015
Features
• Synchronous rectifier control outputs with adjustable
delay/advance
• Adjustable average current signal
• 3% Tolerance cycle-by-cycle peak current limit
• Fast current sense to output delay
• Adjustable oscillator frequency up to 2MHz
• Adjustable dead time control
• Voltage- or current-mode operation
• Separate RAMP and CS inputs for voltage feed-forward or
current-mode applications
• Tight tolerance error amplifier reference over line, load, and
temperature
• 175µA start-up current
• Supply UVLO
• Adjustable soft-start
• 70ns leading edge blanking
• Multipulse suppression
• Internal over-temperature protection
• Pb-Free (RoHS compliant)
Applications
• Half-bridge, full-bridge, interleaved forward, and push-pull
converters
• Telecom and datacom power
• Wireless base station power
• File server power
• Industrial power systems
Pin Configuration
ISL6742
(16 LD QSOP)
TOP VIEW
VREF 1
VERR 2
RTD 3
CT 4
FB 5
RAMP 6
CS 7
IOUT 8
16 SS
15 VADJ
14 VDD
13 OUTA
12 OUTB
11 OUTAN
10 OUTBN
9 GND
FN9183 Rev 3.00
December 3, 2015
Page 1 of 18

No Preview Available !

Functional Block Diagram
VDD
GND
VREF
IOUT
UVLO
OVER-
TEMPERATURE
PROTECTION
4X
VREF
SAMPLE
AND
HOLD
CT
RTD
SS
OSCILLATOR
VREF
PWM
STEERING
LOGIC
VDD
DELAY/
ADVANCE
TIMING
CONTROL
+
- 1.00V
OVERCURRENT
COMPARATOR
+70ns
LEADING
EDGE
BLANKING
OUTA
OUTB
OUTAN
OUTBN
VADJ
CS
PWM
COMPARATOR
+
-
80mV
0.33
SOFT-START
CONTROL
VREF
1 mA
RAMP
+ 0.6V
-
VERR
FB
FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

No Preview Available !

Typical Applications
VIN+
C1
36V TO 75V
VIN-
L1 +VOUT
Q1
Q3 Q5
C16
+
C2 C22 C23
T1
C15
R16
RTN
R1
CR
3
Q2
C3 C7
U1
HIP2100
VDD LO
C4 HB VSS
HO LI
HS HI
C5
R3
R2
Q7 C8
R13
T2
R17
C17
C14
R9
CR1
CR2
R8
R7
Q4 Q6
C13
R5
R6
U2
ISL6742
1 VREF
SS16
2 VERR VADJ 15
3 RTD
VDD14
4 CT
OUTA 13
5 FB
OUTB 12
6 RAMP OUTAN 11
7 CS OUTBN 10
8 IOUT GND 9
R11
EL7212
U6
R15
CR4
R25
T3
EL7212
C18
U5
R14 C24
R19
R18
+VOUT
R23
R20
C20
R22
C19
R21 C21
VR1
C6
R4 C9
R10
C10
C11
C12
R12
U3
VR
2
U4
TL431
R24
FIGURE 2. TELECOM PRIMARY SIDE CONTROL HALF-BRIDGE CONVERTER WITH SYNCHRONOUS RECTIFICATION

No Preview Available !

Typical Applications (Continued)
VIN+
Q1 Q5A R13 CR4
Q5B
C9
T3
+
400 VDC
C1
Q4
Q7A R12
Q7B
CR6
C8
CR3
R14 Q6A Q2
Q6B
C10
R15
C11
CR5
Q3
Q8A
R11 Q8B
C7
T1
R17
C18
Q16
Q15
R16
L1
C19 C20 C21 +
+ VOUT
RETURN
Q11A C6 Q12A
Q11B
Q12B
VIN-
SECONDARY
BIAS
SUPPLY
T2
CR1
CR2
VREF
Q15
R9
R6
R21
R7
C12
R8
1 VREF SS16
2 VERR VADJ15
3 RTD VDD14
4 CT OUTA13
5 FB OUTB12
6 RAMP OUTAN11
7 CS OUTBN10
8 IOUT GND 9
U1
C3
C13
C2
R2 R3
C4
C5
R5
R10
C14
R4
C15
Q13A
Q13B
Q14A
Q14B
VREF
R22
R23
R20
C17
C16 R18
CR7
-
+
U3
C22 R19
FIGURE 3. HIGH VOLTAGE INPUT SECONDARY SIDE CONTROL FULL-BRIDGE CONVERTER

No Preview Available !

ISL6742
Absolute Maximum Ratings (Note 5)
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to +20.0V
OUTxx . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to VDD
Signal Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to VREF + 0.3V
VREF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .GND - 0.3V to 6.0V
Peak GATE Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.1A
Thermal Information
Thermal Resistance Junction to Ambient (Typical)
JA (°C/W)
16 Lead QSOP (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . .
100
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . .-55°C to +150°C
Maximum Storage Temperature Range . . . . . . . . . . . . . .-65°C to +150°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +105°C
Supply Voltage Range (Typical). . . . . . . . . . . . . . . . . . . . . . 9VDC to 16 VDC
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
4. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. All voltages are with respect to GND.
Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Figures 1, 2, and 3. 9V < VDD < 20V,
RTD = 10.0kΩ, CT = 470pF, TA = -40°C to +105°C, Typical values are at TA = +25°C.
PARAMETER
TEST CONDITIONS
MIN MAX
(Note 6)
TYP
(Note 6)
UNIT
SUPPLY VOLTAGE
Supply Voltage
- - 20 V
Start-Up Current, IDD
Operating Current, IDD
UVLO START Threshold
VDD = 5.0V
RLOAD, COUT = 0
-
-
8.00
175
7.5
8.75
400
12.0
9.00
µA
mA
V
UVLO STOP Threshold
6.50 7.00 7.50
V
Hysteresis
- 1.75 -
V
REFERENCE VOLTAGE
Overall Accuracy
Long Term Stability
Operational Current (Source)
IVREF = 0mA to -10mA
TA = +125°C, 1000 hours (Note 7)
4.850
-
-10
5.000
3
-
5.150
-
-
V
mV
mA
Operational Current (Sink)
5-
- mA
Current Limit
CURRENT SENSE
VREF = 4.85V
-15
-
-100
mA
Current Limit Threshold
CS to OUT Delay
VERR = VREF
Excl. LEB (Note 7)
0.97 1.00 1.03
- 35 50
V
ns
Leading Edge Blanking (LEB) Duration
(Note 7)
50 70 100 ns
CS to OUT Delay + LEB
CS Sink Current Device Impedance
Input Bias Current
IOUT Sample and Hold Buffer Amplifier Gain
IOUT Sample and Hold VOH
IOUT Sample and Hold VOL
RAMP
TA = +25°C
VCS = 1.1V
VCS = 0.3V
TA = +25°C
VCS = 1.00V, ILOAD = -300µA
VCS = 0.00V, ILOAD = 10µA
-
-
-1.0
4.00
3.9
-
-
-
-
4.09
-
-
130
20
1.0
4.15
-
0.3
ns
Ω
µA
V/V
V
V
RAMP Sink Current Device Impedance
RAMP to PWM Comparator Offset
VRAMP = 1.1V
TA = +25°C
- - 20 Ω
65 80 95 mV
FN9183 Rev 3.00
December 3, 2015
Page 5 of 18