ISL6117.pdf 데이터시트 (총 14 페이지) - 파일 다운로드 ISL6117 데이타시트 다운로드

No Preview Available !

ISL6115, ISL6116, ISL6117, ISL6120
Power Distribution Controllers
This family of fully featured hot swap power controllers
targets applications in the +2.5V to +12V range. The
ISL6115 is for +12V control, the ISL6116 for +5V, the
ISL6117 for +3.3V and the ISL6120 for +2.5V control
applications. Each has a hard wired undervoltage (UV)
monitoring and reporting threshold level approximately
80% of the aforementioned voltage.
The ISL6115 has an integrated charge pump allowing
control of up to +16V rails using an external N-Channel
MOSFET whereas the other devices utilize the +12V
bias voltage to fully enhance the N-Channel pass FET.
All ICs feature programmable overcurrent (OC)
detection, current regulation (CR) with time delay to
latch-off and soft-start.
The current regulation level is set by 2 external
resistors; RISET sets the CR Vth and the other is a low
ohmic sense element across, which the CR Vth is
developed. The CR duration is set by an external
capacitor on the CTIM pin, which is charged with a
20µA current once the CR Vth level is reached. If the
voltage on the CTIM capacitor reaches 1.9V the IC then
quickly pulls down the GATE output latching off the
pass FET.
This family although designed for high side switch
control the ISL6116, ISL6117, ISL6120 can also be
used in a low side configuration for control of much
higher voltage potentials.
DATASHEET
FN9100
Rev 8.00
December 3, 2015
Features
• HOT SWAP Single Power Distribution Control
(ISL6115 for +12V, ISL6116 for +5V, ISL6117 for
+3.3V and ISL6120 for +2.5V)
• Overcurrent Fault Isolation
• Programmable Current Regulation Level
• Programmable Current Regulation Time to
Latch-Off
• Rail-to-Rail Common Mode Input Voltage Range
(ISL6115)
• Internal Charge Pump Allows the Use of N-Channel
MOSFET for +12V Control (ISL6115)
• Undervoltage and Overcurrent Latch Indicators
• Adjustable Turn-On Ramp
• Protection During Turn-On
• Two Levels of Overcurrent Detection Provide Fast
Response to Varying Fault Conditions
• 1µs Response Time to Dead Short
• Pb-Free Available (RoHS Compliant)
Applications
• Power Distribution Control
• Hot Plug Components and Circuit
Application Circuits- High Side
Controller
+ LOAD
-
1
ISL6115
2 ISL6116
3
ISL6117
ISL6120
4
8
7
6
5
PWRON
PGOOD
OC
+12V
+V SUPPLY TO BE CONTROLLED
Application Two - Low Side
Controller
+VBUS
LOAD
12V REG
ISL6116
ISL6117
ISL6120
PWRON
OC
FN9100 Rev 8.00
December 3, 2015
Page 1 of 14

No Preview Available !

ISL6115, ISL6116, ISL6117, ISL6120
Simplified Block Diagram
ISET
ISEN
UV
-
+
+
VREF
-
VDD
+
-
+ POR
8V
-
QN R
R
QS
ENABLE
12V
GATE
10µA
18V
VSS
ISL61xx
UV DISABLE
OC +
-
CLIM
7.5k
FALLING
EDGE
DELAY
ENABLE
+-
WOCLIM
20µA
18V
20µA
+
-
1.86V
+
-
RISING
EDGE
PULSE
PWRON
PGOOD
CTIM
VDD
Ordering Information
PART
NUMBER
PART
MARKING
TEMP.
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6115CBZA (Notes 1, 2)
6115 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6116CBZA (Notes 1, 2)
No longer available or
supported
6116 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6117CBZA (Notes 1, 2)
6117 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6120CBZA (Notes 1, 2)
No longer available or
supported
6120 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6115EVAL1Z
Evaluation Platform
NOTES:
1. Please refer to TB347 for details on reel specifications. Add “-T” suffix for tape and reel.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach
materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both
SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6115. For more information on MSL please see
techbrief TB363.
FN9100 Rev 8.00
December 3, 2015
Page 2 of 14

No Preview Available !

ISL6115, ISL6116, ISL6117, ISL6120
Pin Configuration
ISL6115, ISL6116, ISL6117, ISL6120
(8 LD SOIC)
TOP VIEW
ISET 1
ISEN 2
GATE 3
VSS 4
8 PWRON
7 PGOOD
6 CTIM
5 VDD
Pin Descriptions
PIN # SYMBOL
FUNCTION
DESCRIPTION
1 ISET Current Set
Connect to the low side of the current sense resistor through the current limiting set
resistor. This pin functions as the current limit programming pin.
2 ISEN Current Sense
Connect to the more positive end of sense resistor to measure the voltage drop across this
resistor.
3 GATE External FET Gate Connect to the gate of the external N-Channel MOSFET. A capacitor from this node to
Drive Pin
ground sets the turn-on ramp. At turn-on this capacitor will be charged to VDD +5V
(ISL6115) and to VDD (ISL6116, ISL6117, ISL6120) by a 10µA current source.
4 VSS Chip Return
5 VDD Chip Supply
12V chip supply. This can be either connected directly to the +12V rail supplying the
switched load voltage or to a dedicated VSS +12V supply.
6 CTIM Current Limit Timing Connect a capacitor from this pin to ground. This capacitor determines the time delay
Capacitor
between an overcurrent event and chip output shutdown (current limit time-out). The
duration of current limit time-out is equal to 93kx CTIM.
7 PGOOD Power Good Indicator Indicates that the voltage on the ISEN pin is satisfactory. PGOOD is driven by an open
drain N-Channel MOSFET and is pulled low when the output voltage (VISEN) is less
than the UV level for the particular IC.
8 PWRON Power-ON
PWRON is used to control and reset the chip. The chip is enabled when PWRON pin is
driven high to a maximum of 5V or is left open. Do not drive this input >5V. After a
current limit time-out, the chip is reset by a low level signal applied to this pin. This
input has 20µA pull-up capability.
FN9100 Rev 8.00
December 3, 2015
Page 3 of 14

No Preview Available !

ISL6115, ISL6116, ISL6117, ISL6120
Absolute Maximum Ratings TA = +25°C
VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +16V
GATE . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VDD + 8V
ISEN, PGOOD, PWRON, CTIM, ISET . . . -0.3V to VDD + 0.3V
ESD Rating
Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . 5kV
Operating Conditions
VDD Supply Voltage Range (ISL6115) . . . . . . . . +12V ±15%
VDD Supply Voltage Range (ISL6116, 17, 20) . . +12V ±25%
Temperature Range (TA) . . . . . . . . . . . . . . . . 0°C to +85°C
Thermal Information
Thermal Resistance (Typical, Note 4)
JA (°C/W)
8 Ld SOIC Package . . . . . . . . . . . . . . . . . . .
98
Maximum Junction Temperature (Plastic Package) . . +150°C
Maximum Storage Temperature Range . . . -65°C to +150°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact
product reliability and result in failures not covered by warranty.
NOTES:
4. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief
TB379 for details.
5. All voltages are relative to GND, unless otherwise specified.
Electrical Specifications
VDD = 12V, TA = TJ = 0°C to +85°C, Unless Otherwise Specified. Temperature limits
established by characterization and are not production tested. Boldface limits apply over the
operating temperature range, -40°C to +85°C.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 7)
TYP
MAX
(Note 7) UNITS
CURRENT CONTROL
ISET Current Source
ISET Current Source
Current Limit Amp Offset Voltage
Current Limit Amp Offset Voltage
IISET_ft
IISET_pt
Vio_ft
Vio_pt
TJ = +15°C to +55°C
VISET - VISEN
VISET - VISEN, TJ = +15°C to
+55°C
18.5
19
-6
-2
20
21.5
µA
20 21 µA
0 6 mV
0 2 mV
GATE DRIVE
GATE Response Time to Severe OC
GATE Response Time to Overcurrent
GATE Turn-On Current
GATE Pull-Down Current
pd_woc_amp
pd_oc_amp
IGATE
OC_GATE_I_4V
VGATE to 10.8V
VGATE to 10.8V
VGATE to = 6V
Overcurrent
- 100 - ns
- 600 - ns
8.4
10
11.6
µA
45 75 - mA
GATE Pull-Down Current (Note 6)
WOC_GATE_I_4V Severe Overcurrent
0.5 0.8 - A
ISL6115 Undervoltage Threshold
ISL6115 GATE High Voltage
ISL6116 Undervoltage Threshold
ISL6117 Undervoltage Threshold
ISL6120 Undervoltage Threshold
ISL6116, ISL6117, ISL6120 GATE
High Voltage
12VUV_VTH
12VG
5VUV_VTH
3VUV_VTH
2VUV_VTH
VG
GATE Voltage
GATE Voltage
9.2 9.6
VDD + 4.5V VDD + 5V
4.0 4.35
2.4 2.6
1.8 1.85
VDD - 1.5V
VDD
10
-
4.5
2.8
1.9
-
V
V
V
V
V
V
BIAS
VDD Supply Current
VDD POR Rising Threshold
VDD POR Falling Threshold
VDD POR Threshold Hysteresis
Maximum PWRON Pull-Up Voltage
IVDD
VDD_POR_L2H
VDD_POR_H2L
VDD_POR_HYS
PWRN_PUV
VDD Low to High
VDD High to Low
VDD_POR_L2H - VDD_POR_H2L
Maximum External Pull-up
Voltage
-
7.8
7.5
0.1
-
3 5 mA
8.4 9 V
8.1 8.7 V
0.3 0.6 V
5 -V
FN9100 Rev 8.00
December 3, 2015
Page 4 of 14

No Preview Available !

ISL6115, ISL6116, ISL6117, ISL6120
Electrical Specifications
VDD = 12V, TA = TJ = 0°C to +85°C, Unless Otherwise Specified. Temperature limits
established by characterization and are not production tested. Boldface limits apply over the
operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 7)
TYP
MAX
(Note 7) UNITS
PWRON Pull-Up Voltage
PWRN_V
PWRON Pin Open
2.7 3.2 - V
PWRON Rising Threshold
PWR_Vth
1.4 1.7 2.0 V
PWRON Hysteresis
PWR_hys
130
170
250
mV
PWRON Pull-Up Current
PWRN_I
9 17 25 µA
CURRENT REGULATION DURATION/POWER GOOD
CTIM Charging Current
CTIM Fault Pull-Up Current (Note 6)
Current Limit Time-Out Threshold
Voltage
CTIM_ichg0
VCTIM = 0V
CTIM_Vth
CTIM Voltage
16 20 23 µA
- 20 - mA
1.3 1.8 2.3 V
Power Good Pull Down Current
PG_Ipd
VOUT = 0.5V
-
NOTES:
6. Limits established by characterization and are not production tested.
7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.
8
- mA
Description and Operation
The members of this IC family are single power supply
distribution controllers for generic hot swap
applications across the +2.5V to +12V supply range.
The ISL6115 is targeted for +12V switching
applications whereas the ISL6116 is targeted for +5V,
the ISL6117 for +3.3V and the ISL6120 for +2.5V
applications. Each IC has a hardwired undervoltage
(UV) threshold level approximately 17% lower than the
stated voltages.
These ICs feature a highly accurate programmable
current regulation (CR) level with programmable time
delay to latch-off, and programmable soft-start
turnHon ramp all set with a minimum of external
passive components. The ICs also include severe OC
protection that immediately shuts down the MOSFET
switch should a rapid load current transient such as
with a dead short cause the CR Vth to exceed the
programmed level by 150mV. Additionally, the ICs
have a UV indicator and an OC latch indicator. The
functionality of the PGOOD feature is enabled once
the IC is biased, monitoring and reporting any UV
condition on the ISEN pin.
Upon initial power-up, the IC can either isolate the
voltage supply from the load by holding the external
N-Channel MOSFET switch off or apply the supply rail
voltage directly to the load for true hot swap capability.
The PWRON pin must be pulled low for the device to
isolate the power supply from the load by holding the
external N-Channel MOSFET off. With the PWRON pin
held high or floating the IC will be in true hot swap
mode. In both cases the IC turns on in a soft-start
mode protecting the supply rail from sudden in-rush
current.
At turn-on, the external gate capacitor of the N-
Channel MOSFET is charged with a 10µA current
source resulting in a programmable ramp (soft-start
turn-on). The internal ISL6115 charge pump supplies
the gate drive for the 12V supply switch driving that
gate to ~VDD +5V, for the other three ICs the gate
drive voltage is limited to the chip bias voltage, VDD.
Load current passes through the external current
sense resistor. When the voltage across the sense
resistor exceeds the user programmed CR voltage
threshold value, (see Table 1 for RISET programming
resistor value and resulting nominal current regulation
threshold voltage, VCR) the controller enters its
current regulation mode. At this time, the time-out
capacitor, on CTIM pin is charged with a 20µA current
source and the controller enters the current limit time
to latch-off period. The length of the current limit time
to latch-off duration is set by the value of a single
external capacitor (see Table 2) for CTIM capacitor
value and resulting nominal current limited time-out
to latch-off duration placed from the CTIM pin (pin 6)
to ground. The programmed current level is held until
either the OC event passes or the time-out period
expires. If the former is the case then the N-Channel
MOSFET is fully enhanced and the CTIM capacitor is
discharged. Once CTIM charges to 1.87V signaling
that the time-out period has expired, an internal latch
is set whereby the FET gate is quickly pulled to 0V
turning off the N-Channel MOSFET switch, isolating
the faulty load.
FN9100 Rev 8.00
December 3, 2015
Page 5 of 14