X28HC64.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 X28HC64 데이타시트 다운로드

No Preview Available !

X28HC64
64k, 8k x 8-Bit 5 Volt, Byte Alterable EEPROM
The X28HC64 is an 8k x 8 EEPROM, fabricated with Intersil’s
proprietary, high performance, floating gate CMOS technology.
Like all Intersil programmable nonvolatile memories, the
X28HC64 is a 5V only device. It features the JEDEC approved
pinout for byte-wide memories, compatible with industry
standard RAMs.
The X28HC64 supports a 64-byte page write operation, effectively
providing a 32µs/byte write cycle, and enabling the entire
memory to be typically written in 0.25 seconds. The X28HC64
also features DATA Polling and Toggle Bit Polling, two methods
providing early end of write detection. In addition, the X28HC64
includes a user-optional software data protection mode that
further enhances Intersil’s hardware write protect capability.
Intersil EEPROMs are designed and tested for applications
requiring extended endurance. Inherent data retention is
greater than 100 years.
Pin Configurations
X28HC64
(28 LD PDIP, SOIC)
TOP VIEW
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
VSS
1 28
2 27
3 26
4 25
5 24
6 23
7 X28HC64 22
8 21
9 20
10 19
11 18
12 17
13 16
14 15
VCC
WE
NC
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
DATASHEET
FN8109
Rev 4.00
June 27, 2016
Features
• 70ns access time
• Simple byte and page write
- Single 5V supply
- No external high voltages or VP-P control circuits
- Self-timed
- No erase before write
- No complex programming algorithms
- No overerase problem
• Low power CMOS
- 40mA active current maximum
• 200µA standby current maximum
• Fast write cycle times
- 64-byte page write operation
- Byte or page write cycle: 2ms typical
- Complete memory rewrite: 0.25s typical
- Effective byte write cycle time: 32µs typical
• Software data protection
• End of write detection
- DATA polling
- Toggle bit
• High reliability
- Endurance: 100,000 cycles
- Data retention: 100 years
• JEDEC approved byte-wide pinout
• Pb-free available (RoHS compliant)
X28HC64
(32 LD PLCC)
TOP VIEW
4 3 2 1 32 31 30
A6 5
29 A8
A5 6
28 A9
A4 7
27 A11
A3 8
A2 9
X28HC64
26 NC
25 OE
A1 10
24 A10
A0 11
23 CE
NC 12
22 I/O7
I/O0
13 21
14 15 16 17 18 19 20
I/O6
FN8109 Rev 4.00
June 27, 2016
Page 1 of 18

No Preview Available !

X28HC64
Ordering Information
PART NUMBER
PART MARKING
TEMPERATURE ACCESS TIME
RANGE (°C)
(ns)
PACKAGE
PKG.
DWG. #
X28HC64J-70 (Notes 1, 6)
(No longer available, recommended
replacement: X28HC64JZ-70)
X28HC64J-70 CY
0 to +70
70 32 Ld PLCC
N32.45x55
X28HC64JIZ-70 (Notes 1, 4, 6)
X28HC64JI-70 ZCY
-40 to +85
32 Ld PLCC (RoHS Compliant) N32.45x55
X28HC64JZ-70 (Notes 1, 4, 6)
X28HC64J-70 ZCY
0 to +70
32 Ld PLCC (RoHS Compliant) N32.45x55
X28HC64SIZ-70 (Notes 4, 6)
X28HC64SI-70 CYZ
-40 to +85
28 Ld SOIC (300 mil) (RoHS
Compliant)
M28.3
X28HC64SZ-70 (Notes 4, 6)
X28HC64S-70 CYZ
0 to +70
28 Ld SOIC (300 mil) (RoHS
Compliant)
M28.3
X28HC64J-90 (Notes 1, 6)
(No longer available, recommended
replacement: X28HC64JIZ-90)
X28HC64J-90 CY
0 to +70
90 32 Ld PLCC
N32.45x55
X28HC64JI-90 (Notes 1, 3, 6)
(No longer available, recommended
replacement: X28HC64JIZ-90)
X28HC64JI-90 CY
-40 to +85
32 Ld PLCC
N32.45x55
X28HC64JIZ-90 (Notes 1, 4, 6)
X28HC64JI-90 ZCY
-40 to +85
32 Ld PLCC (RoHS Compliant) N32.45x55
X28HC64PIZ-90 (Notes 4, 5)
X28HC64PI-90 CYZ
-40 to +85
28 Ld PDIP (RoHS Compliant) E28.6
X28HC64PZ-90 (Notes 4, 5)
X28HC64P-90 CYZ
0 to +70
28 Ld PDIP (RoHS Compliant) E28.6
X28HC64J-12 (Notes 1, 6)
(No longer available, recommended
replacement: X28HC64JZ-12)
X28HC64J-12 CY
0 to +70
120 32 Ld PLCC
N32.45x55
X28HC64JI-12 (Notes 1, 6)
(No longer available, recommended
replacement: X28HC64JIZ-12)
X28HC64JI-12 CY
-40 to +85
32 Ld PLCC
N32.45x55
X28HC64JIZ-12 (Notes 1, 4, 6)
X28HC64JI-12 ZCY
-40 to +85
32 Ld PLCC (RoHS Compliant) N32.45x55
X28HC64JZ-12* (Notes 1, 4, 6)
X28HC64J-12 ZCY
0 to +70
32 Ld PLCC (RoHS Compliant) N32.45x55
X28HC64PIZ-12 (Notes 4, 5)
X28HC64PI-12 CYZ
-40 to +85
28 Ld PDIP (RoHS Compliant) E28.6
X28HC64PZ-12 (Notes 4, 5)
X28HC64P-12 CYZ
0 to +70
28 Ld PDIP (RoHS Compliant) E28.6
X28HC64SIZ-12 (Notes 2, 4, 6)
X28HC64SI-12 CYZ
-40 to +85
28 Ld SOIC (300 mil) (RoHS
Compliant)
M28.3
X28HC64SZ-12 (Notes 4, 6)
X28HC64S-12 CYZ
0 to +70
28 Ld SOIC (300 mil) (RoHS
Compliant)
M28.3
NOTES:
1. Add “T1” suffix for 750 unit tape and reel option.
2. Add “T1” suffix for 1000 unit tape and reel option.
3. Add “T2” suffix for 750 unit tape and reel option.
4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-
free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
5. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
6. For Moisture Sensitivity Level (MSL), please see product information page for X28HC64. For more information on MSL, please see tech brief TB363.
FN8109 Rev 4.00
June 27, 2016
Page 2 of 18

No Preview Available !

X28HC64
Pin Descriptions
SYMBOL
A0-A12
I/O0-I/O7
WE
CE
OE
VCC
VSS
NC
DESCRIPTION
Address Inputs. The Address inputs
select an 8-bit memory location
during a read or write operation.
Data Input/Output. Data is written
to or read from the X28HC64
through the I/O pins.
Write Enable. The Write Enable
input controls the writing of data to
the X28HC64.
Chip Enable. The Chip Enable input
must be LOW to enable all
read/write operations. When CE is
HIGH, power consumption is
reduced.
Output Enable. The Output Enable
input controls the data output
buffers and is used to initiate read
operations.
+5V
Ground
No Connect
Block Diagram
A0–A12
ADDRESS
INPUTS
X BUFFERS
LATCHES AND
DECODER
Y BUFFERS
LATCHES
AND
DECODER
65,536-BIT
EEPROM
ARRAY
I/O BUFFERS
AND LATCHES
CE CONTROL
OE LOGIC AND
WE TIMING
I/O0–I/O7
DATA INPUTS/OUTPUTS
VCC
VSS
FIGURE 1. BLOCK DIAGRAM
Device Operation
Read
Read operations are initiated by both OE and CE LOW. The read
operation is terminated by either CE or OE returning HIGH. This
two line control architecture eliminates bus contention in a
system environment. The data bus will be in a high impedance
state when either OE or CE is HIGH.
FN8109 Rev 4.00
June 27, 2016
Write
Write operations are initiated when both CE and WE are LOW and
OE is HIGH. The X28HC64 supports both a CE and WE controlled
write cycle. That is, the address is latched by the falling edge of
either CE or WE, whichever occurs last. Similarly, the data is
latched internally by the rising edge of either CE or WE, whichever
occurs first. A byte write operation, once initiated, will
automatically continue to completion, typically within 2ms.
Page Write Operation
The page write feature of the X28HC64 allows the entire memory
to be written in 0.25 seconds. Page write allows two to sixty-four
bytes of data to be consecutively written to the X28HC64 prior to
the commencement of the internal programming cycle. The host
can fetch data from another device within the system during a
page write operation (change the source address), but the page
address (A6 through A12) for each subsequent valid write cycle to
the part during this operation must be the same as the initial page
address.
The page write mode can be initiated during any write operation.
Following the initial byte write cycle, the host can write an
additional one to sixty-three bytes in the same manner. Each
successive byte load cycle, started by the WE HIGH to LOW
transition, must begin within 100µs of the falling edge of the
preceding WE. If a subsequent WE HIGH to LOW transition is not
detected within 100µs, the internal automatic programming
cycle will commence. There is no page write window limitation.
Effectively the page write window is infinitely wide, so long as the
host continues to access the device within the byte load cycle
time of 100µs.
Write Operation Status Bits
The X28HC64 provides the user two write operation status bits.
These can be used to optimize a system write cycle time. The
status bits are mapped onto the I/O bus as shown in Figure 2.
I/O DP TB 5 4 3 2 1 0
RESERVED
TOGGLE BIT
DATA POLLING
FIGURE 2. STATUS BIT ASSIGNMENT
Page 3 of 18

No Preview Available !

X28HC64
DATA Polling (I/O7)
The X28HC64 features DATA Polling as a method to indicate to
the host system that the byte write or page write cycle has
completed. DATA Polling allows a simple bit test operation to
determine the status of the X28HC64, eliminating additional
interrupt inputs or external hardware. During the internal
programming cycle, any attempt to read the last byte written will
LAST
WE WRITE
produce the complement of that data on I/O7 (i.e., write data =
0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is
complete, I/O7 will reflect true data.
DATA Polling can effectively reduce the time for writing to the
X28HC64. The timing diagram in Figure 3 illustrates the
sequence of events on the bus. The software flow diagram in
Figure 4 illustrates one method of implementing the routine.
CE
OE
VIH
I/O7
A0–A12
An
HIGH Z
VOL
An An
An
An
An
FIGURE 3. DATA POLLING BUS SEQUENCE
VOH
X28HC64
READY
An
FN8109 Rev 4.00
June 27, 2016
WRITE DATA
WRITES
COMPLETE?
YES
NO
SAVE LAST DATA
AND ADDRESS
READ LAST
ADDRESS
IO7
COMPARE?
YES
NO
READY
FIGURE 4. DATA POLLING SOFTWARE FLOW
Page 4 of 18

No Preview Available !

X28HC64
Toggle Bit (I/O6)
The X28HC64 also provides another method for determining
when the internal write cycle is complete. During the internal
programming cycle I/O6 will toggle from HIGH to LOW and LOW
to HIGH on subsequent attempts to read the device. When the
internal cycle is complete, the toggling will cease and the device
will be accessible for additional read or write operations.
The Toggle Bit can eliminate the chore of saving and fetching the
last address and data in order to implement DATA Polling. This
can be especially helpful in an array comprised of multiple
X28HC64 memories that is frequently updated. Toggle Bit Polling
can also provide a method for status checking in multiprocessor
applications. The timing diagram in Figure 5 illustrates the
sequence of events on the bus. The software flow diagram in
Figure 6 illustrates a method for polling the Toggle Bit.
LAST
WE WRITE
CE
OE
I/O6
VOH
*
VOL
HIGH Z
* BEGINNING AND ENDING STATE OF I/O6 WILL VARY.
FIGURE 5. TOGGLE BIT BUS SEQUENCE
*
X28HC64
READY
LAST WRITE
YES
LOAD ACCUM
FROM ADDR N
COMPARE
ACCUM WITH
ADDR N
COMPARE
OK?
YES
NO
READY
FIGURE 6. TOGGLE BIT SOFTWARE FLOW
FN8109 Rev 4.00
June 27, 2016
Page 5 of 18