X9241A.pdf 데이터시트 (총 3 페이지) - 파일 다운로드 X9241A 데이타시트 다운로드

No Preview Available !

DATASHEET
X9241A
Quad Digital Controlled Potentionmeters (XDCP™) Non-Volatile/Low
Power/2-Wire/64 Taps
FN8164
Rev 7.00
August 17, 2015
The X9241A integrates four digitally controlled
potentiometers (XDCP) on a monolithic CMOS integrated
microcircuit.
The digitally controlled potentiometer is implemented using
63 resistive elements in a series array. Between each
element are tap points connected to the wiper terminal
through switches. The position of the wiper on the array is
controlled by the user through the 2-wire bus interface. Each
potentiometer has associated with it a volatile Wiper Counter
Register (WCR) and 4 nonvolatile Data Registers
(DR0:DR3) that can be directly written to and read by the
user. The contents of the WCR controls the position of the
wiper on the resistor array through the switches. Power up
recalls the contents of DR0 to the WCR.
The XDCP can be used as a three-terminal potentiometer or
as a two-terminal variable resistor in a wide variety of
applications including control, parameter adjustments, and
signal processing.
Features
• Four potentiometers in one package
• 2-wire serial interface
• Register oriented format
- Direct read/write/transfer of wiper positions
- Store as many as four positions per potentiometer
• Terminal Voltages: +5V, -3.0V
• Cascade resistor arrays
• Low power CMOS
• High Reliability
- Endurance–100,000 data changes per bit per register
- Register data retention–100 years
• 16-bytes of nonvolatile memory
• 3 resistor array values
- 2k10k50kor combination
- Cascadable for values of 4kto 200k
• Resolution: 64 taps each pot
• 20 Ld plastic DIP, 20 Ld TSSOP and 20 Ld SOIC
packages
• Pb-free available (RoHS compliant)
Block Diagram
VCC
VSS
SCL
SDA
A0
A1
A2
A3
INTERFACE
AND
CONTROL
CIRCUITRY
8
DATA
R0 R1
R2 R3
WIPER
COUNTER
REGISTER
(WCR)
VH0/RH0
VL0/RL0
VW0/RW0
R0 R1
R2 R3
WIPER
COUNTER
REGISTER
(WCR)
REGISTER
ARRAY
POT 2
VH2/
RH2
VL2/RL2
VW2/RW2
R0 R1
R2 R3
WIPER
COUNTER
REGISTER
(WCR)
REGISTER
ARRAY
POT 1
VH1/RH1
VL1/RL1
VW1/RW1
R0 R1
R2 R3
WIPER
COUNTER
REGISTER
(WCR)
REGISTER
ARRAY
POT 3
VH3/RH3
VL3/RL3
VW3/RW3
FN8164 Rev 7.00
August 17, 2015
Page 1 of 17

No Preview Available !

X9241A
Ordering Information
PART NUMBER
VCC LIMITS
PART MARKING
(V)
POTENTIOMETER
ORGANIZATION
(k)
TEMP RANGE
(°C)
PACKAGE
(RoHS Compliant)
X9241AMPZ (Note)
(No longer available,
recommended
replacement:
X9241AMSZT1)
X9241AMPIZ (Note)
(No longer available,
recommended
replacement:
X9241AMSZT1)
X9241AMPZ
X9241AMPIZ
5 ±10%
2/10/50
Pot 0 = 2k
Pot 1 = 10k
Pot 2 = 10k
Pot 3 = 50k
0 to +70
20 Ld PDIP***
-40 to +85 20 Ld PDIP***
X9241AMSZ* (Note)
X9241AMS Z
0 to +70
20 Ld SOIC
X9241AMSIZ* (Note)
X9241AMSI Z
-40 to +85 20 Ld SOIC
X9241AMVZ (Note)
X9241AM VZ
0 to +70
20 Ld TSSOP
X9241AMVIZ* (Note)
X9241AM VIZ
-40 to +85 20 Ld TSSOP
X9241AWPIZ (Note)
X9241AWPIZ
10
0 to +70
20 Ld PDIP
X9241AWSZ* (Note)
X9241AWSIZ* (Note)
X9241AWVZ* (Note)
X9241AWVIZ* (Note)
X9241AWS Z
X9241AWSI Z
X9241AW VZ
X9241AW VIZ
Pot 0 = 10k
Pot 1 = 10k
Pot 2 = 10k
Pot 3 = 10k
0 to +70
-40 to +85
0 to +70
-40 to +85
20 Ld SOIC
20 Ld SOIC
20 Ld TSSOP
20 Ld TSSOP
X9241AYPZ (Note)
(No longer available,
recommended
replacement: X9241AYSIZ)
X9241AYSZ* (Note)
X9241AYSIZ* (Note)
X9241AYVZ (Note)
(No longer available,
recommended
replacement: X9241AYVIZ)
X9241AYPZ
X9241AYS Z
X9241AYSI Z
X9241AY VZ
Pot 0 = 2k
Pot 1 = 2k
Pot 2 = 2k
Pot 3 = 2k
2
0 to +70
20 Ld PDIP***
0 to +70
-40 to +85
0 to +70
20 Ld SOIC
20 Ld SOIC
20 Ld TSSOP
X9241AYVIZ* (Note)
X9241AY VIZ
-40 to +85 20 Ld TSSOP
X9241AUPZ (Note)
X9241AUPZ
5 ±10%
50
0 to +70
20 Ld PDIP***
X9241AUPIZ (Note)
X9241AUSZ* (Note)
X9241AUSIZ* (Note)
X9241AUVZ* (Note)
(No longer available,
recommended
replacement:
X9241AUSZT1)
X9241AUPIZ
X9241AUS Z
X9241AUSI Z
X9241AU VZ
Pot 0 = 50k
Pot 1 = 50k
Pot 2 = 50k
Pot 3 = 50k
-40 to +85
0 to +70
-40 to +85
0 to +70
20 Ld PDIP***
20 Ld SOIC
20 Ld SOIC
20 Ld TSSOP
X9241AUVIZ* (Note)
X9241AU VIZ
-40 to +85 20 Ld TSSOP
*Add "T1" suffix for tape and reel.
***Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100%
matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J
STD-020.
FN8164 Rev 7.00
August 17, 2015
Page 2 of 17

No Preview Available !

X9241A
Pin Descriptions
Host Interface Pins
Serial Clock (SCL)
The SCL input is used to clock data into and out of the
X9241A.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and out of
the device. It is an open drain output and may be wire-ORed
with any number of open drain or open collector outputs. An
open drain output requires the use of a pull-up resistor. For
selecting typical values, refer to the guidelines for calculating
typical values on the bus pull-up resistors graph.
Address
The Address inputs are used to set the least significant
4-bits of the 8-bit slave address. A match in the slave address
serial data stream must be made with the Address input in
order to initiate communication with the X9241A.
Potentiometer Pins
VH/RH(VH0/RH0 TO VH3/RH3), VL/RL (VL0/RL0 TO VL3/RL3)
The RH and RL inputs are equivalent to the terminal
connections on either end of a mechanical potentiometer.
VW/RW (VW0/RW0 TO VW3/RW3)
The wiper outputs are equivalent to the wiper output of a
mechanical potentiometer.
Pinout
X9241A
(20 LD DIP, SOIC, TSSOP)
TOP VIEW
VW0/RW0
VL0/RL0
VH0/RH0
A0
A2
VW1/RW1
VL1/RL1
VH1/RH1
SDA
VSS
1 20
2 19
3 18
4 17
5 16
X9241A
6 15
7 14
8 13
9 12
10 11
VCC
VW3/RW3
VL3/RL3
VH3/RH3
A1
A3
SCL
VW2/RW2
VL2/RL2
VH2/RH2
Pin Names
SYMBOL
SCL
SDA
A0 to A3
DESCRIPTION
Serial Clock
Serial Data
Address
FN8164 Rev 7.00
August 17, 2015
Pin Names
SYMBOL
DESCRIPTION
VH0/RH0 to VH3/RH3,
VL0/RL0 to VL3/RL3
VW0/RW0 to VW3/RW3
Potentiometer Pins (terminal equivalent)
Potentiometer Pins (wiper equivalent)
Principles of Operation
The X9241A is a highly integrated microcircuit incorporating
four resistor arrays, their associated registers and counters
and the serial interface logic providing direct communication
between the host and the XDCP potentiometers.
Serial Interface
The X9241A supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the bus
as a transmitter and the receiving device as the receiver. The
device controlling the transfer is a master and the device being
controlled is the slave. The master will always initiate data
transfers and provide the clock for both transmit and receive
operations. Therefore, the X9241A will be considered a slave
device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL LOW
periods (tLOW). SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions.
Start Condition
All commands to the X9241A are preceded by the start
condition, which is a HIGH to LOW transition of SDA while SCL
is HIGH (tHIGH). The X9241A continuously monitors the SDA
and SCL lines for the start condition and will not respond to any
command until this condition is met.
Stop Condition
All communications must be terminated by a stop condition,
which is a LOW to HIGH transition of SDA while SCL is HIGH.
Acknowledge
Acknowledge is a software convention used to provide a
positive handshake between the master and slave devices on
the bus to indicate the successful receipt of data. The
transmitting device, either the master or the slave, will release
the SDA bus after transmitting 8-bits. The master generates a
ninth clock cycle and during this period the receiver pulls the
SDA line LOW to acknowledge that it successfully received the
8-bits of data. See Figure 7.
The X9241A will respond with an acknowledge after
recognition of a start condition and its slave address and once
again after successful receipt of the command byte. If the
command is followed by a data byte the X9241A will respond
with a final acknowledge.
Array Description
The X9241A is comprised of four resistor arrays. Each array
contains 63 discrete resistive segments that are connected in
Page 3 of 17