CS8413-CS.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 CS8413-CS 데이타시트 다운로드

No Preview Available !

CS8413
CS8414
96 kHz Digital Audio Receiver
Features
l Sample Rates to >100 kHz
l Low-Jitter, On-Chip Clock Recovery
256xFs Output clock Provided
l Supports: AES/EBU, IEC 958, S/PDIF, &
EIAJ CP340/1201 Professional and
Consumer Formats
l Extensive Error Reporting
Repeat Last Sample on Error Option
l On-Chip RS422 Line Receiver
l Configurable Buffer Memory (CS8413)
l Pin Compatible with CS8411 and CS8412
Description
The CS8413 and CS8414 are monolithic CMOS devices
which receive and decode audio data up to 96kHz ac-
cording to the AES/EBU, IEC958, S/PDIF, and EIAJ
CP340/1201 interface standards. The CS8413 and
CS8414 receive data from a transmission line, recover
the clock and synchronization signals, and de-multiplex
the audio and digital data. Differential or single ended in-
puts can be decoded.
The CS8413 has a configurable internal buffer memory,
read through a parallel port, which may be used to buffer
channel status, auxiliary data, and/or user data.
The CS8414 de-multiplexes the channel, user, and va-
lidity data directly to serial output pins with dedicated
output pins for the most important channel status bits.
ORDERING INFORMATION
CS8413-CS 0° to 70° C 28-pin Plastic SOIC
CS8414-CS 0° to 70° C 28-pin Plastic SOIC
I
CS8413
VD+ DGND VA+ FILT AGND
78
22 20 21
MCK
19
9
RXP
RXN 10
RS422
Receiver
Clock and Data Recovery
De-MUX
CS8414
IEnable and Status
25
ERF
14
INT
VD+ DGND VA+ FILT AGND
78
22 20 21
MCK
19
9
RXP
RXN 10
RS422
Receiver
Clock and Data Recovery
De-MUX
MUX
13
CS12/
FCK
16
SEL
MUX
6 5 4 3 2 27
C0/ Ca/ Cb/ Cc/ Cd/ Ce/
E0 E1 E2 F0 F1 F2
Audio
Serial Port
26 SDATA
12 SCK
11 FSYNC
Configurable
Buffer
Memory
13 A4/FCK
4
A3-A0
8
D7-D0
24
23
CS
RD/WR
M3 M2 M1 M0
17 18 24 23
Audio
Serial Port
Registers
25 15
ERF CBL
26 SDATA
12 SCK
11 FSYNC
1
14
28
C
U
VERF
Cirrus Logic, Inc.
Crystal Semiconductor Products Division
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.crystal.com
Copyright © Cirrus Logic, Inc. 1998
(All Rights Reserved)
OCT ‘98
DS240F1
1

No Preview Available !

CS8413 CS8414
TABLE OF CONTENTS
CHARACTERISTICS/SPECIFICATIONS ............................................................ 3
RECOMMENDED OPERATING CONDITIONS .......................................... 3
DIGITAL CHARACTERISTICS.................................................................... 3
DIGITAL CHARACTERISTICS - RS422 RECEIVERS................................ 4
SWITCHING CHARACTERISTICS - CS8413 PARALLEL PORT............... 4
SWITCHING CHARACTERISTICS - SERIAL PORTS................................ 5
GENERAL DESCRIPTION .................................................................................. 7
Line Receiver .............................................................................................. 7
Clocks and Jitter Attenuation ...................................................................... 7
CS8413 DESCRIPTION ....................................................................................... 8
Parallel Port ................................................................................................ 8
Status and IEnable Registers ..................................................................... 9
Control Registers ...................................................................................... 11
Audio Serial Port ....................................................................................... 14
Normal Modes .................................................................................... 14
Special Modes .................................................................................... 14
Buffer Memory .......................................................................................... 15
Buffer Mode 0 ..................................................................................... 16
Buffer Mode 1 ..................................................................................... 17
Buffer Mode 2 ..................................................................................... 18
Buffer Updates and Interrupt Timing ......................................................... 19
ERF Pin Timing ......................................................................................... 19
CS8414 DESCRIPTION ..................................................................................... 20
Audio Serial Port ....................................................................................... 20
Normal Modes (M3 = 0) ..................................................................... 21
Special Modes (M3 = 1) ..................................................................... 21
C, U, VERF, ERF, and CBL Serial Outputs .............................................. 23
Multifunction Pins ...................................................................................... 24
Error and Frequency Reporting .......................................................... 24
Channel Status Reporting .................................................................. 24
Professional Channel Status (C0 = 0) ................................................ 25
Consumer Channel Status (C0 = 1) ................................................... 25
SCMS ................................................................................................. 25
PIN DESCRIPTIONS: CS8413 .......................................................................... 27
PIN DESCRIPTIONS: CS8414 .......................................................................... 30
PACKAGE DIMENSIONS ................................................................................. 33
APPENDIX A: RS422 RECEIVER INFORMATION .......................................... 34
Professional Interface ............................................................................... 34
Consumer Interface .................................................................................. 35
TTL/CMOS Levels .................................................................................... 35
Transformers ............................................................................................ 35
APPENDIX B: SUGGESTED RESET CIRCUIT FOR CS8414 ........................ 36
Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance
product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts
to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice
and is provided “AS IS” without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this
information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no
license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval sys-
tem, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise). Furthermore, no part of this publication
may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of
Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners
which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.
2 DS240F1

No Preview Available !

CS8413 CS8414
CHARACTERISTICS/SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS (GND = 0V, all voltages with respect to ground)
Parameters
Symbol
Min
Max
Power Supply Voltage
VD+, VA+
-
6.0
Input Current, Any Pin Except Supply
Input Voltage, Any Pin Except RXP, RXN
Input Voltage, RXP and RXN
Ambient Operating Temperature (power applied)
Storage Temperature
(Note 1)
Iin
VIN
VIN
TA
Tstg
- ±10
-0.3 (VD+) + 0.3
-12 12
-55 125
-65 150
Units
V
mA
V
V
°C
°C
Notes: 1. Transient currents of up to 100 mA will not cause SCR latch-up
RECOMMENDED OPERATING CONDITIONS (GND = 0V, all voltages with respect to ground)
Parameters
Power Supply Voltage
Supply Current
Ambient Operating Temperature:
Power Consumption
Symbol Min Typ Max Units
VD+, VA+ 4.75 5.0 5.25
V
VA+
VD+
(Note 2)
IA
ID
TA
PD
- 20 30 mA
- 20 30 mA
0 25 70 °C
-
175 315
mW
Notes: 2. The ‘-CS’ parts are specified to operate over 0 to 70 °C but are tested at 25 °C only.
DIGITAL CHARACTERISTICS (TA = 25 °C; VD+, VA+ = 5V ± 5%)
Parameters
Symbol Min Typ
High-Level Input Voltage
Low-Level Input Voltage
High-Level Output Voltage
except RXP, RXN
except RXP, RXN
(IO = 200 µA)
VIH
VIL
VOH
2.0
-
(VD+) -
1.0
-
-
-
Low-Level Output Voltage
Input Leakage Current
Input Sample Frequency:
Master Clock Frequency
MCK Clock Jitter
MCK Duty Cycle (high time/cycle time)
(IO = -3.2 mA)
(Note 3)
(Note 3)
VOL
Iin
FS
MCK
tj
-
-
28.4
7.28
-
-
-
1.0
-
256xFS
200
50
Max
-
+0.4
-
0.5
10
100
25.6
-
-
Units
V
V
V
V
µA
kHz
MHz
psRMS
%
Notes: 3. FS is defined as the incoming audio sample frequency per channel.
DS240F1
3

No Preview Available !

CS8413 CS8414
DIGITAL CHARACTERISTICS - RS422 RECEIVERS
(RXP, RXN pins only; VD+, VA+ = 5V ± 5%)
Parameters
Symbol Min Typ Max Units
Input Resistance
(-7V < VCM < 7V)
(Note 4) ZIN
- 10 - k
Differential Input Voltage,
RXP to RXN
(-7V < VCM < 7V) (Notes 4 and 5) VTH 200 -
- mV
Input Hysteresis
VHYST
-
50
-
mV
Notes: 4. VCM - Input Common Mode Range
5. When the receiver inputs are configured for single ended operation (e.g. consumer configuration) the
signal amplitude must exceed 400 mVp-p for the differential voltage on RXP to RXN to exceed 200 mV.
This represents twice the minimum signal level of 200 mVp-p specified in CP340/1201 and IEC-958
(which are not RS-422 compliant).
SWITCHING CHARACTERISTICS - CS8413 PARALLEL PORT
(TA = 25 °C;VD+, VA+ = 5V ± 5%; Inputs: Logic 0 = DGND, Logic 1 = VD+; CL = 20 pF)
Parameters
Symbol Min Typ Max Units
ADDRESS valid to CS low
CS high to ADDRESS invalid
RD/WR valid to CS low
CS low to RD/WR invalid
CS low
DATA valid to CS rising
CS high to DATA invalid
CS falling to DATA valid
CS rising to DATA Hi-Z
tadcss
13.5
-
-
ns
tcsadh
0
-
-
ns
trwcss
10
-
-
ns
tcsrwi 35 - - ns
tcsl 35 - - ns
RD/WR low (writing) tdcssw
32
-
-
ns
RD/WR low (writing) tcsdhw
0
-
-
ns
RD/WR high (reading) tcsddr
-
- 35 ns
RD/WR high (reading) tcsdhr
5
-
-
ns
A4 - A0
CS
RD/WR
Writing
D7 - D0
tadcss
t rwcss
t csl
t csrwi
t dcssw
t csadh
t csdhw
RD/WR
Reading
D7 - D0
t csddr
CS8413 Parallel Port timing
t csdhr
4
DS240F1

No Preview Available !

CS8413 CS8414
SWITCHING CHARACTERISTICS - SERIAL PORTS
(TA = 25 °C; VD+, VA+ = 5V ± 5%; Inputs: Logic 0 = DGND, Logic 1 = VD+; CL = 20 pF)
Parameters
Symbol Min Typ Max
SCK Frequency
Master Mode (Notes 6 and 7)
Slave Mode
(Note 7)
SCK falling to FSYNC delay Master Mode (Notes 7 and 8)
SCK Pulse Width Low
Slave Mode (Note 7)
SCK Pulse Width High
Slave Mode (Note 7)
SCK rising to FSYNC edge delay Slave Mode (Notes 7 and 8)
FSYNC edge to SCK rising setup Slave Mode (Notes 7 and 8)
SCK falling (rising) to SDATA valid
(Note 8)
C, U, CBL valid to FSYNC edge CS8414
(Note 8)
MCK to FSYNC edge delay
FSYNC from RXN/RXP
fsck
tsfdm
tsckl
tsckh
tsfds
tfss
tssv
tcuvf
tmfd
- OWRx32 -
OWRx32 - 128 x FS
-20 -
20
40 -
-
40 -
-
20 -
-
20 -
-
- - 20
- 1/fsck -
- 15 -
Units
Hz
Hz
ns
ns
ns
ns
ns
ns
s
ns
Notes: 6. The output word rate, OWR, refers to the frequency at which an audio sample is output from the part.
(A stereo pair is two audio samples.) Therefore, in Master mode, there are always 32 SCK periods in
one audio sample. In Slave mode, exactly 32 SCK periods per audio sample must be provided in most
serial port formats. Therefor, if SCK is 128 x Fs, then SCK must be gated to provide exactly 32 periods
per audio sample.
7. In Master mode, SCK and FSYNC are outputs. In Slave mode, they are inputs. In the CS8413, control
reg. 2 bit 1, MSTR, selects master. In the CS8414, formats 1, 3 and 9 are slaves.
8. The table above assumes data is output on the falling edge and latched on the rising edge. With the
CS8413 the edge is selectable. The table is defined for the CS8413 with control reg. 2 bit 0, SCED, set
to one, and for the CS8414 in formats 2, 3, 5, 6 and 7. For the other formats, the table and figure edges
must be reversed (i.e. “rising” to “falling” and vice versa.)
FSYNC
tsfds
SCK
SDATA
tfss tsckl tsckh
tssv
MSB
(Mode 1)
FSYNC
tsfds
tfss tsckl tsckh
SCK
SDATA
tssv
MSB
(Mode 3)
Serial Output Timing - Slave Mode
MCK
FSYNC
tmfd
FSYNC Generated From
Received Data
C, U
FSYNC
tsfdm
SCK
(Modes 2,3,5,6, tssv
7,10,12, and 13)
SCK
(Modes 0,1,4,
8,9, and 11)
SDATA
tcuvf
DS240F1
Serial Output Timing -
Master Mode & C, U Port
5