4028B.pdf 데이터시트 (총 5 페이지) - 파일 다운로드 4028B 데이타시트 다운로드

No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4028B
MSI
1-of-10 decoder
Product specification
File under Integrated Circuits, IC04
January 1995

No Preview Available !

Philips Semiconductors
1-of-10 decoder
DESCRIPTION
The HEF4028B is a 4-bit BCD to 1-of-10 active HIGH
decoder. A 1-2-4-8 BCD code applied to inputs A0 to A3
causes the selected output to be HIGH, the other nine will
be LOW. If desired, the device may be used as a 1-of-8
decoder with enable; 3-bit octal inputs are applied to inputs
A0, A1 and A2 selecting an output O0 to O7. Input A3 then
becomes an active LOW enable, forcing the selected
output LOW when A3 is HIGH. The HEF4028B may also
be used as an 8-output (O0 to O7) demultiplexer with A0 to
A2 as address inputs and A3 as an active LOW data input.
The outputs are fully buffered for best performance.
Product specification
HEF4028B
MSI
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
January 1995
HEF4028BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4028BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4028BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
PINNING
A0 to A3
O0 to O9
address inputs, 1-2-4-8 BCD
outputs (active HIGH)
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
2

No Preview Available !

Philips Semiconductors
1-of-10 decoder
Product specification
HEF4028B
MSI
Fig.3 Logic diagram.
January 1995
3

No Preview Available !

Philips Semiconductors
1-of-10 decoder
Product specification
HEF4028B
MSI
TRUTH TABLE
INPUTS
OUTPUTS
A3 A2 A1 A0 O0 O1 O2 O3 O4 O5 O6 O7 O8 O9
LLLL H
L LLLL L L L L
LLLH L
H LLLL L L L L
L LHL
L
L HLL L L L L L
L LHH L
L LHL L L L L L
LHL L
L
L
L LHL
L
L
L
L
LHLH
L
L LLLH L L L L
L HH L
L
L LLLL H L L L
L HHH
L
L LLLL L H L L
HL L L
L
L LLLL L L H L
HLLH
L
L LLLL L L L H
HLHL
L
L LLLL L L L L
H L HH
L
L LLLL L L L L
HHL L
HH L H
L
L
L LLLL L L L L
(2)
L LLLL L L L L
HHH L
L
L LLLL L L L L
HHHH
L
L LLLL L L L L
Notes
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
2. Extraordinary states.
January 1995
4

No Preview Available !

Philips Semiconductors
1-of-10 decoder
Product specification
HEF4028B
MSI
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times 20 ns
VDD
V
SYMBOL TYP. MAX.
Propagation delays
An On
HIGH to LOW
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
5
10 tPHL
15
5
10 tPLH
15
5
10 tTHL
15
5
10 tTLH
15
100 200
40 80
30 60
90 180
40 80
30 60
60 120
30 60
20 40
60 120
30 60
20 40
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TYPICAL EXTRAPOLATION
FORMULA
73 ns + (0,55 ns/pF) CL
29 ns + (0,23 ns/pF) CL
22 ns + (0,16 ns/pF) CL
63 ns + (0,55 ns/pF) CL
29 ns + (0,23 ns/pF) CL
22 ns + (0,16 ns/pF) CL
10 ns + (1,0 ns/pF) CL
9 ns + (0,42 ns/pF) CL
6 ns + (0,28 ns/pF) CL
10 ns + (1,0 ns/pF) CL
9 ns + (0,42 ns/pF) CL
6 ns + (0,28 ns/pF) CL
Dynamic power
dissipation per
package (P)
VDD
V
TYPICAL FORMULA FOR P (µW)
5
350 fi + ∑ (foCL) × VDD 2
where
10
2 200 fi + ∑ (foCL) × VDD 2
fi = input freq. (MHz)
15
7 350 fi + ∑ (foCL) × VDD 2
fo = output freq. (MHz)
CL = total load cap. (pF)
(foCL) = sum of outputs
VDD = supply voltage (V)
January 1995
5