4042B.pdf 데이터시트 (총 6 페이지) - 파일 다운로드 4042B 데이타시트 다운로드

No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4042B
MSI
Quadruple D-latch
Product specification
File under Integrated Circuits, IC04
January 1995

No Preview Available !

Philips Semiconductors
Quadruple D-latch
Product specification
HEF4042B
MSI
DESCRIPTION
The HEF4042B is a 4-bit latch with four data inputs (D0 to
D3), four buffered latch outputs (O0 to O3), four buffered
complementary latch outputs (O0 to O3) and two common
enable inputs (E0 and E1). Information on D0 to D3 is
transferred to O0 to O3 while both E0 and E1 are in the
same state, either HIGH or LOW. O0 to O3 follow D0 to
D3 as long as both E0 and E1 remain in the same state.
When E0 and E1 are different, D0 to D3 do not affect O0 to
O3 and the information in the latch is stored.
O0 to O3 are always the complement of O0 to O3. The
exclusive-OR input structure allows the choice of either
polarity for E0 and E1. With one enable input HIGH, the
other enable input is active HIGH; with one enable input
LOW, the other enable input is active LOW.
Fig.2 Pinning diagram.
HEF4042BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4042BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4042BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
PINNING
D0 to D3
E0 and E1
O0 to O3
O0 to O3
data inputs
enable inputs
parallel latch outputs
complementary parallel latch outputs
APPLICATION INFORMATION
Some examples of applications for the HEF4042B are:
Buffer storage
Holding register
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
Fig.1 Functional diagram.
January 1995
2

No Preview Available !

Philips Semiconductors
Quadruple D-latch
Product specification
HEF4042B
MSI
FUNCTION TABLE
E0 E1
LL
LH
HL
HH
OUTPUT On
Dn
latched
latched
Dn
Note
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage).
Fig.3 Logic diagram.
Fig.4 Logic diagram (one latch).
January 1995
3