4066B.pdf 데이터시트 (총 8 페이지) - 파일 다운로드 4066B 데이타시트 다운로드

No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4066B
gates
Quadruple bilateral switches
Product specification
File under Integrated Circuits, IC04
January 1995

No Preview Available !

Philips Semiconductors
Quadruple bilateral switches
Product specification
HEF4066B
gates
DESCRIPTION
The HEF4066B has four independent bilateral analogue
switches (transmission gates). Each switch has two
input/output terminals (Y/Z) and an active HIGH enable
input (E). When E is connected to VDD a low impedance
bidirectional path between Y and Z is established (ON
condition). When E is connected to VSS the switch is
disabled and a high impedance between Y and Z is
established (OFF condition).
The HEF4066B is pin compatible with the HEF4016B but
exhibits a much lower ON resistance. In addition the ON
resistance is relatively constant over the full input signal
range.
Fig.1 Functional diagram.
HEF4066BP(N): 14-lead DIL; plastic (SOT27-1)
HEF4066BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73))
HEF4066BT(D): 14-lead SO; plastic (SOT108-1)
( ): Package Designator North America
Fig.2 Pinning diagram.
PINNING
E0 to E3
Y0 to Y3
Z0 to Z3
enable inputs
input/output terminals
input/output terminals
APPLICATION INFORMATION
An example of application for the HEF4066B is:
Analogue and digital switching
January 1995
Fig.3 Schematic diagram (one switch).
2

No Preview Available !

Philips Semiconductors
Quadruple bilateral switches
RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134)
Power dissipation per switch
For other RATINGS see Family Specifications
DC CHARACTERISTICS
Tamb = 25 °C
ON resistance
ON resistance
ON resistance
’ ON resistance
between any two
channels
OFF state leakage
current, any
channel OFF
En input voltage
LOW
VDD
V
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
SYMBOL MIN. TYP. MAX.
350 2500
RON 80 245
60 175
115 340
RON 50 160
40 115
120 365
RON 65 200
50 155
25 − Ω
RON
10 − Ω
5−Ω
− − − nA
IOZ − − − nA
− − 200 nA
2,25 1 V
VIL 4,50 2 V
6,75 2 V
Product specification
HEF4066B
gates
P max. 100 mW
CONDITIONS
En at VDD
Vis = VSS to VDD
see Fig.4
En at VDD
Vis = VSS
see Fig.4
En at VDD
Vis = VDD
see Fig.4
En at VDD
Vis = VSS to VDD
see Fig.4
En at VSS
Iis = 10 µA
see Fig.9
Quiescent device
current
Input leakage current at En
VDD SYMBOL
Tamb (°c)
V 40 +25 +85
MAX. MAX. MAX.
5
10 IDD
15
15 ± IIN
1,0 1,0 7,5 µA
2,0 2,0 15,0 µA
4,0 4,0 30,0 µA
300 1000 nA
CONDITIONS
VSS = 0; all valid
input combinations;
VI = VSS or VDD
En at VSS or VDD
January 1995
3

No Preview Available !

Philips Semiconductors
Quadruple bilateral switches
Product specification
HEF4066B
gates
Fig.4 Test set-up for measuring RON.
En at VDD
Iis = 200 µA
VSS = 0 V
Fig.5 Typical RON as a function of input voltage.
NOTE
To avoid drawing VDD current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the
bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no VDD current will flow out of
terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not
exceed VDD or VSS.
January 1995
4

No Preview Available !

Philips Semiconductors
Quadruple bilateral switches
AC CHARACTERISTICS (1), (2)
VSS = 0 V; Tamb = 25 °C; input transition times 20 ns
VDD
V
SYMBOL TYP.
Propagation delays
Vis Vos
HIGH to LOW
LOW to HIGH
Output disable times
En Vos
HIGH
LOW
Output enable times
En Vos
HIGH
LOW
Distortion, sine-wave
response
Crosstalk between
any two channels
Crosstalk; enable
input to output
OFF-state
feed-through
ON-state frequency
response
5
10 tPHL
15
5
10 tPLH
15
5
10 tPHZ
15
5
10 tPLZ
15
5
10 tPZH
15
5
10 tPZL
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
10
5
5
10
5
5
80
65
60
80
70
70
40
20
15
45
20
15
0,25
0,04
0,04
1
50
1
90
MAX.
20
10
10
20
10
10
160
130
120
160
140
140
80
40
30
90
40
30
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%
%
MHz
MHz
MHz
mV
mV
mV
MHz
MHz
MHz
MHz
MHz
MHz
Product specification
HEF4066B
gates
note 3
note 3
note 4
note 4
note 4
note 4
note 5
note 6
note 7
note 8
note 9
January 1995
5