LV2700V.pdf 데이터시트 (총 9 페이지) - 파일 다운로드 LV2700V 데이타시트 다운로드

No Preview Available !

Ordering number : EN *5651
Bi-CMOS LSI
LV2700V
Spread Spectrum Communications IC
Preliminary
Overview
The LV2700V provides the reception and transmission
functions necessary for half-duplex communication in
spread-spectrum communications systems.
Features
• Frequency conversion is not required.
(direct signal processing at 236 MHz)
• Wide spread-spectrum bandwidth (20 MHz)
• Sanyo developed system for PN code synchronization
• Allows direct primary modulation (FSK and FM) by
data and analog signals. (Maximum data rate: 150 kbps)
• Low-voltage operation (2.7 to 5.5 V)
• Low power dissipation (36 mW in RX mode)
• Band limiting filter (LPF) for data transmission
[RX Block]
• Spectrum despreader
• Synchronization supplementation and protection
• 236-MHz PLL
• PN code generator (M sequence)
• M sequence code length (31 or 63 chips) and tap
switching
• FSK (FM) demodulator
• Lock detector
Package Dimensions
[LV2700V]
Functions
[TX Block]
• Spectrum spreader
• Crystal oscillator circuit
• PN code generator (M sequence)
• M sequence code length (31 or 63 chips) and tap
switching
• 9.83 MHz PLL
SANYO: SSOP30
Specifications
Maximum Ratings at Ta = 25°C
Parameter
Maximum supply voltage
Allowable power dissipation
Operating temperature
Storage temperature
Symbol
VCC max
Pd max
Topr
Tstg
Operating Conditions at Ta = 25°C
Parameter
Recommended supply voltage
Allowable voltage range
Symbol
VCC
VCCop
Conditions
Conditions
Ratings
6
150
–20 to +75
–40 to +125
Unit
V
mW
°C
°C
Ratings
3
2.7 to 5.5
Unit
V
V
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
63097HA(OT) No. 5651-1/9

No Preview Available !

LV2700V
Electrical Characteristics at Ta = 25°C, VCC = 3 V, fc = 236 MHz, fm = 10 kHz, Vm = 0.2 Vp-p
Parameter
Quiescent current
[TX Block]
Modulated signal voltage
RF output voltage
Spread bandwidth
[RX Block]
Input sensitivity
High level
Demodulated output 1
Low level
Demodulated output 1
Total harmonic distortion
Signal-to-noise ratio
[CMOS-Level Interface]
Input high-level voltage
Input low-level voltage
Output high-level voltage
Output low-level voltage
Input high-level current
Input low-level current
Input amplitude
Crystal oscillator frequency conditions
Input capacitance
Symbol
Conditions
ICCOTX TXVCC + VDD
ICCORX RFVCC + RXVCC + VDD
VOTX
VOTX
WS
TXDATAOUT, f = 10 kHz
TXREOUT
TXRFOUT
VSRX
VORX1H
VORX1L
RFIN
RXOUT
RXOUT
VORX2 Pin 10 output w/o CEXT
THD RX Pin 10 output w/o CEXT
S/N Pin 10 output w/o CEXT
VIH
VIL
VOH
VOL
IIH
IIL
VIN
XOSC
CIN
Pins 11 to 15, 17
Pins 11 to 15, 17
Pins 8, 9
Pins 8, 9
Pins 11 to 15, 17
Pins 11 to 15, 17
VCOIN
XIN, XOUT
RFIN, XIN, VCOIN
Ratings
min typ
8
12
0.2
–35
19.7
2.5
240 300
0.5
45 55
2.1
2.5
–16
5
2.5
max
11
16
Unit
mA
mA
Vp-p
dBm
MHz
–75 dBm
V
0.4 V
mVrms
2%
dB
V
0.6 V
V
0.4 V
5 µA
5 µA
dBm
13 MHz
pF
No. 5651-2/9

No Preview Available !

Block Diagram
LV2700V
No. 5651-3/9

No Preview Available !

LV2700V
Pin Functions
Pin No.
1
Pin
RFVCC
Pin voltage(V)
Pin function
RF block power supply
2 REXT
0.2
Connection for the external capacitor and resistor
used by the internal RF amplifier
3 RFIN
4 RFGND
1 RF input
RF block ground
5 ANTDUMP
Output for the DC voltage used under strong
1.2
reception conditions to prevent saturation of the
RF amplifier.
Voltage variability range: about 0.5 V
6 RXVCC
Reception block power supply
7 BIASIN
DC bias voltage for the demodulation signal
processing block (LPF, amplifier, limiter)
Equivalent circuit
8 RXOUT
Demodulated data output
(This is an open drain output.)
9 LOCK DET
Outputs a high level when PN code
synchronization is established.
(This is a CMOS-level output.)
10
CEXT
Same as
V7
Amplifier output for demodulated output.
The pin 8 output data is made valid by connecting
a capacitor between this pin and ground.
Continued on next page.
No. 5651-4/9

No Preview Available !

LV2700V
Continued from preceding page.
Pin No.
11
Pin
CTRL
Pin voltage(V)
Pin function
Turns the optimal PN code synchronization
control on or off. Control is turned on by a high
level input.
12 PNT1
Tap selection for the PN code (M sequence)
13 PNT2
Tap selection for the PN code (M sequence).
These pins select one of three code types.
PNT1
0
0
1
1
0 = Low
1 = High
PNT2
0
1
0
1
PN code
CODE1
CODE2
CODE3
14 PNL
15 TX/RX
16 VDD
17 TX DATAIN
PN code length selection
High: 63 chips
Low: 31 chips
Send/receive mode selection.
High: Transmission
Low: Reception
CMOS block power supply
Transmission data input (CMOS levels). Do not
apply analog signals to this pin.
18 TX DATAOUT
19 DGND
1.7
0.7
1Vp-p
20 XIN
1/2VCC
Transmission data output. The output signal is
band limited to 300 kHz and voltage limited to 1
Vp-p.
CMOS block ground
Input for the 9.8304 MHz reference oscillator
inverter.
Output for the 9.8304 MHz reference oscillator
21
XOUT
1/2VCC
inverter.
Add a resistor of about 1 Mbetween XIN and
XOUT.
22 TXLPF
1.5
Connection for the 9.8-MHz PLL loop filter used in
transmission.
Equivalent circuit
A06924
Continued on next page.
No. 5651-5/9