DS2141A.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 DS2141A 데이타시트 다운로드

No Preview Available !

www.dalsemi.com
FEATURES
DS1/ISDN-PRI framing transceiver
Frames to D4, ESF, and SLC-96 formats
Parallel control port
Onboard, dual two-frame elastic store slip
buffers
Extracts and inserts robbed-bit signaling
Programmable output clocks
Onboard FDL support circuitry
5V supply; low-power CMOS
Available in 40-pin DIP and 44-pin PLCC
(DS2141Q)
Compatible with DS2186 Transmit Line
Interface, DS2187 Receive Line Interface,
DS2188 Jitter Attenuator, DS2290 T1
Isolation Stik, and DS2291 T1 Long Loop
Stik
DS2141A
T1 Controller
PIN ASSIGNMENT
TCLK
TSER
TCHCLK
TPOS
TNEG
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
BTS
RD(DS)
CS
ALE(AS)
WR(R/W)
RLINK
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40 VDD
39 TSYNC
38 TLINK
37 TLCLK
36 INT1
35 INT2
34 RLOS/LOTC
33 TCHBLK
32 RCHBLK
31 LI CS
30 LI CLK
29 LI SDI
28 SYSCLK
27 RNEG
26 RPOS
25 RSYNC
24 RSER
23 RCHCLK
22 RCLK
21 RLCLK
40-Pin DIP (600-mil)
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
BTS
RD(DS)
NC
6 5 4 3 2 1 44 43 42 41 40
7 39
8 38
9 37
10 36
11 35
12 44-PIN PLCC 34
13 33
14 32
15 31
16 30
17 29
18 19 20 21 22 23 24 25 26 27 28
RLOS/LOTC
TCHBLK
RCHBLK
LI_CS
LI_CLK
LI_SDI
NC
NC
SYSCLK
RNEG
RPOS
DESCRIPTION
The DS2141A is a comprehensive, software-driven T1 framer. It is meant to act as a slave or coprocessor
to a microcontroller or microprocessor. Quick access via the parallel control port allows a single micro to
handle many T1 lines. The DS2141A is very flexible and can be configured into numerous orientations
via software. The software orientation of the device allows the user to modify their design to conform to
future T1 specification changes. The controller contains a set of 62 8-bit internal registers which the user
can access. These internal registers are used to configure the device and obtain information from the T1
1 of 39
112099

No Preview Available !

DS2141A
link. The device fully meets all of the latest T1 specifications including ANSI T1.403-1989, AT&T TR
62411 (12-90), and CCITT G.704 and G.706.
1.0 INTRODUCTION
The DS2141A T1 Controller has four main sections: the receive side, the transmit side, the line interface
controller, and the parallel control port. See the block diagram below. On the receive side, the device will
clock in the serial T1 stream via the RPOS and RNEG pins. The synchronizer will locate the frame and
multiframe patterns and establish their respective positions. This information will be used by the rest of
the receive side circuitry.
The DS2141A is an “off-line” framer, which means that all of the T1 serial stream that goes into the
device will come out of it unchanged. Once the T1 data has been framed to, the robbed-bit signaling data
and FDL can be extracted. The 2-frame elastic stores can either be enabled or bypassed.
The transmit side clocks in the unframed T1 stream at TSER and adds in the framing pattern, the robbed-
bit signaling, and the FDL. The line interface control port will update line interface devices that contain a
serial port. The parallel control port contains a multiplexed address and data structure which can be
connected to either a microcontroller or microprocessor.
DS2141A BLOCK DIAGRAM
2 of 39

No Preview Available !

DS2141A FEATURES
Parallel control port
Large error counters
Onboard dual 2-frame elastic store
FDL support circuitry
Robbed-bit signaling extraction and insertion
Programmable output clocks
Fully independent transmit and receive sections
Frame sync generation
Error-tolerant yellow and blue alarm detection
Output pin test mode
Payload loopback capability
SLC-96 support
Remote loop up/down code detection
Loss of transmit clock detection
Loss of receive clock detection
1's density violation detection
DS2141A
PIN DESCRIPTION Table 1
PIN SYMBOL TYPE
DESCRIPTION
1 TCLK
I Transmit Clock. 1.544 MHz primary clock.
2 TSER
I Transmit Serial Data. Transmit NRZ serial data, sampled on the
falling edge of TCLK.
3 TCHCLK O Transmit Channel Clock. 192 kHz clock which pulses high during
the LSB of each channel. Useful for parallel-to-serial conversion of
channel data, locating robbed-bit signaling bits, and for blocking
clocks in DDS applications. See Section 13 for timing details.
4 TPOS O Transmit Bipolar Data. Updated on rising edge of TCLK.
5 TNEG
6-13 AD0-AD7 I/O Address/Data Bus. An 8-bit multiplexed address/data bus.
14 BTS
I Bus Type Select. Strap high to select Motorola bus timing; strap
low to select Intel bus timing. This pin controls the function of
RD (DS), ALE(AS), and WR (R/ W ) pins. If BTS=1, then these pins
assume the function listed in parentheses ().
15 RD (DS)
I Read Input (Data Strobe).
16 CS
I Chip Select. Must be low to read or write the port.
17 ALE(AS)
I Address Latch Enable (Address Strobe). A positive-going edge
serves to demultiplex the bus.
18 WR (R/ W )
I Write Input (Read/Write).
19 RLINK
O Receive Link Data. Updated with either FDL data (ESF) or Fs-bits
(D4) or Z-bits (ZBTSI) one RCLK before the start of a frame. See
Section 13 for timing details.
20 VSS
- Signal Ground. 0.0 volts.
21 RLCLK
O Receive Link Clock. 192 kHz clock which pulses high during the
LSB of each channel. Useful for parallel-to-serial conversion of
channel data, locating robbed-bit signaling bits, and for blocking
clocks in DDS applications. See Section 13 for timing details.
22 RCLK
I Receive Clock. 1.544 MHz primary clock.
3 of 39

No Preview Available !

DS2141A
PIN SYMBOL TYPE
DESCRIPTION
23 RCHCLK
O Receive Channel Clock. 192 kHz clock which pulses high during
the LSB of each channel. Useful for parallel-to-serial conversion of
channel data, locating robbed-bit signaling bits, and for blocking
clocks in DDS applications. See Section 13 for timing details.
24 RSER
O Receive Serial Data. Received NRZ serial data; updated on rising
edges of RCLK.
25 RSYNC I/O Receive Sync. An extracted pulse, one RCLK wide, is output at this
pin which identifies either frame (RCR2.4=0) or multiframe
boundaries (RCR2.4=1). If set to output frame boundaries, then via
RCR2.5, RSYNC can also be set to output double-wide pulses on
signaling frames. If the elastic store is enabled via the CCR1.2, then
this pin can be enabled to be an input via RCR2.3 at which a frame
boundary pulse is applied. See Section 13 for timing details.
26 RPOS
I Receive Bipolar Data Inputs. Sampled on falling edge of RCLK.
27 RNEG
Tie together to receive NRZ data and disable bipolar violation
monitoring circuitry.
28 SYSCLK
I System Clock. 1.544 MHz or 2.048 MHz clock. Only used when
the elastic store function is enabled via the CCR. Should be tied low
in applications that do not use the elastic store.
29 LI_SDI
O Serial Port Data for the Line Interface. Connects directly to the
SDI input pin on the line interface.
30 LI_CLK
O Serial Port Clock for the Line Interface. Connects directly to the
SCLK input pin on the line interface.
31 LI_CS
O Serial Port Chip Select for the Line Interface. Connects directly
to the CS input pin on the line interface.
32 RCHBLK
O Receive/Transmit Channel Block. A user-programmable output
33 TCHBLK
that can be forced high or low during any of the 24 T1 channels.
Useful for blocking clocks to a serial UART or LAPD controller in
application where not all T1 channels are used such as Fractional
T1, 384K bps service, 768K bps, or ISDN-PRI. Also useful for
locating individual channels in drop-and-insert applications. See
Section 13 for timing details.
34 RLOS/LOTC O Receive Loss of Sync/Loss of Transmit Clock. A dual function
output. If CCR1.6=0, then this pin will toggle high when the
synchronizer is searching for the T1 frame and multiframe. If
CCR1.6=1, then this pin will toggle high when the TCLK pin has
not been toggled for 5 ms.
35 INT2
O Receive Alarm Interrupt 2. Flags host controller during conditions
defined in Status Register 2. Active low, open drain output.
36 INT1
O Receive Alarm Interrupt 1. Flags host controller during alarm
conditions defined in Status Register 1. Active low, open drain
output.
37 TLCLK
O Transmit Link Clock. 4 kHz or 2 kHz (ZBTSI) demand clock for
the TLINK input. See Section 13 for timing details.
4 of 39

No Preview Available !

DS2141A
PIN SYMBOL TYPE
DESCRIPTION
38 TLINK
I Transmit Link Data. If enabled via TCR1.2, this pin will be
sampled during the F-bit time on the falling edge of TCLK for data
insertion into either the FDL stream (ESF) or the Fs-bit position
(D4) or the Z-bit position (ZBTSI). See Section 13 for timing
details.
39 TSYNC I/O Transmit Sync. A pulse at this pin will establish either frame or
multiframe boundaries for the DS2141A. Via TCR2.2, the DS2141A
can be programmed to output either a frame or multiframe pulse at
this pin. If this pin is set to output pulses at frame boundaries, it can
also be set via TCR2.4 to output double-wide pulses at signaling
frames. See Section 13 for timing details.
40 VDD
- Positive Supply. 5.0 volts.
DS2141A REGISTER MAP
ADDRESS R/W REGISTER NAME
20 R/W Status Register 1
21 R/W Status Register 2
22 R/W Receive Information
Register
23 R Bipolar Violation/ESF
Error Event Count
Register 1
24 R Bipolar Violation/ESF
Error Event Count
Register 2
25 R CRC6 Count Register 1
26 R CRC6 Count Register 2
27 R Frame Error Count
Register
28 R Receive FDL Register
29 R/W Receive FDL Match
Register 1
2A R/W Receive FDL Match
Register 2
2B R/W Receive Control Register
1
2C R/W Receive Control Register
2
2D R/W Receive Mark Register 1
2E R/W Receive Mark Register 2
2F R/W Receive Mark Register 3
30 Not Assigned
31 Not Assigned
32 R/W Transmit Channel
Blocking Register 1
33 R/W Transmit Channel
Blocking Register 2
ADDRESS
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
60
61
62
63
64
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
REGISTER NAME
Transmit Channel
Blocking Register 3
Transmit Control
Register 1
Transmit Control
Register 2
Common Control
Register 1
Common Control
Register 2
Transmit Transparency
Register 1
Transmit Transparency
Register 2
Transmit Transparency
Register 3
Transmit Idle Register 1
Transmit Idle Register 2
Transmit Idle Register 3
Transmit Idle Definition
Register
Receive Signaling
Register 1
Receive Signaling
Register 2
Receive Signaling
Register 3
Receive Signaling
Register 4
Receive Signaling
Register 5
5 of 39