X24001S-2.7.pdf 데이터시트 (총 13 페이지) - 파일 다운로드 X24001S-2.7 데이타시트 다운로드

No Preview Available !

X24001
128 Bit
FEATURES
2.7V to 5.5V Power Supply
128 Bit Serial E2PROM
Low Power CMOS
—Active Current Less Than 1mA
—Standby Current Less Than 50µA
Internally Organized 16 x 8
2 Wire Serial Interface
High Voltage Programmable Only
—VPGM, 12V to 15V
Push/Pull Output
High Reliability
—Data Retention: 100 Years
Available Packages
—8-Lead MSOP
—8-Lead PDIP
—8-Lead SOIC
X24001
IdentiPROM
16 x 8 Bit
DESCRIPTION
The X24001 is a CMOS 128 bit serial E2PROM, inter-
nally organized as 16 x 8. The X24001 features a serial
interface and software protocol allowing operation on a
simple two wire bus.
The X24001 is ideally suited for identification applica-
tions such as serial numbers or device revision numbers
which need to be stored and retrieved electronically.
VPGM is used to enable writes to the device. This
provides full protection of the data in the user’s environ-
ment where VPGM is not available.
Xicor E2PROMs are designed and tested for applica-
tions requiring extended endurance. Inherent data re-
tention is greater than 100 years.
The X24001 is fabricated with Xicor’s Advanced CMOS
Floating Gate technology.
FUNCTIONAL DIAGRAM
PIN CONFIGURATION
SCL
CONTROL
LOGIC
SDA
INPUT/
OUTPUT
BUFFER
COMMAND/ADDRESS
REGISTER
SHIFT REGISTER
MEMORY ARRAY
3830 FHD F01
MSOP/DIP/SOIC
NC
NC
NC
VSS
18
27
X24001
36
45
VCC
NC
SCL
SDA
3830 FHD F02.1
IDENTI™ PROM is a trademark of Xicor, Inc.
© Xicor, Inc. 1991, 1995, 1996 Patents Pending
3830-1.5 6/10/96 T2/C1/D0 NS
1
Characteristics subject to change without notice

No Preview Available !

X24001
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the
device.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and
out of the device. It is a push/pull output and does not
require the use of a pull-up resistor. During the program-
ming operation, SDA is an input.
PIN NAMES
Symbol
NC
VSS
VCC
SDA
SCL
Description
No Connect
Ground
Supply Voltage
Serial Data
Serial Clock
3830 PGM T01
DEVICE OPERATION
The X24001 supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device as
the receiver. The device controlling the transfer is a
master and the device being controlled is the slave. The
master will always initiate data transfers and provide the
clock for both transmit and receive operations. There-
fore, the X24001 will be considered a slave in all appli-
cations.
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are re-
served for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The X24001 continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met.
A start may be issued to terminate the input of a control
word or the input of data to be written. This will reset the
device and leave it ready to begin a new read or write
command. Because of the push/pull output, a start
cannot be generated while the part is outputting data.
Starts are also inhibited while a write is in progress.
Stop Condition
The stop condition is a LOW to HIGH transition of SDA
when SCL is HIGH. The stop condition is used to reset
the device during a command or data input sequence
and will leave the device in the standby mode. As with
starts, stops are inhibited when outputting data and
while a write is in progress.
2

No Preview Available !

X24001
Figure 1. Data Validity
SCL
SDA
DATA STABLE DATA
CHANGE
Figure 2. Definition of Start and Stop Conditions
SCL
SDA
START CONDITION
STOP CONDITION
3830 FHD F03
3830 FHD F04
3