U208.pdf 데이터시트 (총 7 페이지) - 파일 다운로드 U208 데이타시트 다운로드

No Preview Available !

Open Loop Phase Control Circuit
U208B
Description
The integrated circuit, U208B, is designed as a phase con-
trol circuit in bipolar technology with internal
supply-voltage monitoring. As the voltage is built up, un-
controlled output pulses are avoided by internal
monitoring. Furthermore, it has internal-current and volt-
age synchronisation. It is recommended as a low cost
open-loop control.
Features
D Automatic retriggering
D Triggering pulse typ. 125 mA
D Voltage and current synchronisation
D Internal supply voltage monitoring
D Current requirement 2.5 mA
Package: DIP8
Block Diagram
R3
220 kW/
0.5 W
7
R4
470 kW/
0.5 W
8
Voltage Current
detector detector
Automatic
retriggering
BYT77
18 kW/
2W
D1
M
R1
L
95 11224
Output
pulse
3
R7
180 W
TIC
236N
VM =
230 V ~
R2
180 kW
R6
18 kW
100 kW
R5
120 kW
4
6
Phase
control unit
ö = f (V6)
Supply
voltage
limitation
Voltage
monitoring
10 nF
5
C2
2
–VS
1
C1
GND
22 mF/
25 V
N
Figure 1. Block diagram for simple phase control system
TELEFUNKEN Semiconductors
Rev. A1, 28-May-96
1 (7)

No Preview Available !

U208B
Description
Mains Supply
The U208B is fitted with voltage limiting and can there-
ăfore be supplied directly from the mains. The supply
voltage between Pin 1 (+ pol/ ) and Pin 2 builds up
across D1 and R1 and is smoothed by C1. The value of the
series resistance can be approximated using figure 1:
+R1
VM–VS
2 IS
Further information regarding the design of the mains
supply can be found in the data sheets in the appendix.
Operation using an externally stabilized DC voltage is not
recommended.
If the supply cannot be taken directly from the mains
because the power dissipation in R1 would be too large,
then the circuit shown in the following figure 2 should be
employed.
~
24 V~
12345
R1 C1
95 10362
Figure 2. Supply voltage for high current requirements
Phase Control
The function of the phase control is largely identical to
that of the well known component TEA1007. The phase
angle of the trigger pulse is derived by comparing the
ramp voltage, which is mains synchronized by the voltage
detector, with the nominal value predetermined at the
control input Pin 6. The slope of the ramp is determined
by C2 and its charging current. The charging current can
be varied using R2 on Pin 4. The maximum phase angle
amax can also be adjusted using R2.
When the potential on Pin 5 reaches the given value of
Pin 6, then a trigger pulse is generated whose width tp is
determined by the value of C2 (the value of C2 and hence
the pulse width can be evaluated by assuming 8 ms/nF).
The current sensor on Pin 8 ensures that, for operation
with inductive loads, no pulse will be generated in a new
half cycle as long as the current from the previous half
cycle is still flowing in the opposite direction to the sup-
ply voltage at that instant. This makes sure that ”Gaps” in
the load current are prevented. The control signal on Pin
6 can be in the range 0 V to –7 V (reference point Pin 1).
If Vpin6 = –7 V then the phase angle is at maximum = amax
i.e., the current flow angle is a minimum. The minimum
phase angle amin is when Vpin6 = Vpin1.
Voltage Monitoring
As the voltage is built up, uncontrolled output pulses are
avoided by internal voltage surveillance. At the same
time, all of the latches in the circuit are reset. Used with
a switching hysteresis of 300 mV, this system guarantees
defined start–up behavior each time the supply voltage is
switched on ,or after short interruptions of the mains
supply.
Pulse Output Stage
The pulse output stage is short circuit protected and can
typically deliver currents of 125 mA. For the design of
smaller triggering currents, the function IGT = f (RGT) has
been given in the data sheets in the appendix. In contrast
to the TEA1007, the pulse output stage of the U 208 B has
no gate bypass resistor.
Automatic Retriggering
The automatic retriggering prevents half cycles without
current flow, even if the triacs is turned off earlier e.g. due
to a collector which is not exactly centered (brush lifter)
or in the event of unsuccessful triggering. If it is neces-
sary, another triggering pulse is generated after a time
lapse of tpp = 4.5 tp and this is repeated until either the
triac fires or the half cycle finishes.
2 (7) TELEFUNKEN Semiconductors
Rev. A1, 28-May-96

No Preview Available !

U208B
General Hints and Explanation of Terms
To ensure safe and trouble–free operation, the following
points should be taken into consideration when circuits
are being constructed or in the design of printed circuit
boards.
V
Mains
Supply
95 10716
p/2 p 3/2p 2p
D The connecting lines from C2 to Pin 5 and Pin 1 should
be as short as possible, and the connection to Pin 1
should not carry any additional high current such as
e.g. the load current.
D When selecting C2, a low temperature coefficient is
desirable.
VGT
Trigger
Pulse
VL
tp
tpp = 4.5 tp
Load
Voltage
IL
Load
Current
ö
F
Figure 3. Explanation of terms in phase relationship
Absolute Maximum Ratings
Reference point Pin 1, unless otherwise specified
Parameters
Current requirement
t 10 ms
Synchronisation current
t
t
<
<
10
10
mmss
Pin 2
Pin 8
Pin 7
Pin 8
Pin 7
Phase control
Input voltage
Input current
Pin 6
Pin 6
Pin 4
Power dissipation
Tamb = 45°C
Tamb = 80°C
Storage temperature range
Junction temperature
Ambient temperature range
Symbol
–IS
–is
IsyncI
IsyncV
"iI
"iV
"–VI
II
II
Ptot
Tstg
Tj
Tamb
Value
30
100
5
5
35
35
0 to 7
500
1
530
300
–40 to +125
125
–10 to +100
Unit
mA
mA
mVA
mA
mW
°C
°C
°C
TELEFUNKEN Semiconductors
Rev. A1, 28-May-96
3 (7)

No Preview Available !

U208B
Thermal Resistance
Junction ambient
Parameters
DlP8
SO8: on p.c. board
SO8: on ceramic
Symbol
RthJA
Value
120
220
140
Unit
K/W
Electrical Characteristics
–VS = 13.0 V, Tamb = 25 °C, reference point pin 1, unless otherwise specified
Parameters
Test Conditions / Pins
Supply voltage for mains
operations
Pin 2
Supply voltage limitation
DC supply current
Voltage monitoring
–IS = 3 mA
–IS = 30 mA
–VS = 13 V
Pin 2
Pin 2
Turn-on threshold
Pin 2
Turn-off threshold
Pin 2
Phase control currents
Current synchronisation
Pin 8
Voltage synchronisation
Voltage limitation
"II = 5 mA
Pin 7
Pin 8
Pin 7
Reference ramp
figure 4
Load current
Rö-reference voltage
Temperature coefficient
IS = f(R4)
Pin 5
Pin 4, 2
Pin 4
Pulse output
Output pulse current
R7= 0, VGT = 1.2 V
Pin 3
Reverse current
Pin 3
Output pulse width
Automatic retriggering
Cö = 10 nF
Pin 5-1
Repetition rate
Pin 3, 5
Symbol
–VS
–VS
–IS
Min.
13.0
14.6
14.7
1.0
–VSON
–VSOFF
9.9
Isync.I
Isync.V
"VI
"VI
0.35
0.35
8.0
8.0
I5
VöRef
TCVöRef
1
1.06
Io 100
Ior
tp
tpp 3
Typ. Max. Unit
VLimit
V
16.6 V
16.8
2.2 2.5 mA
11.2 13.0
10.9
V
V
3.5 mA
3.5 mA
8.9 9.5
8.9 9.5
V
20 mA
1.13 1.18
V
–0.5 mV/K
125 150 mA
0.01 3.0
80
mA
ms
4.5 6
tp
4 (7) TELEFUNKEN Semiconductors
Rev. A1, 28-May-96

No Preview Available !

240
200
10nF 4.7nF
160
Phase Control
Reference Point Pin 2
2.2nF
120
80 C ö/t=1.5nF
0
0
95 10302
6
0.2 0.4 0.6
Rö ( MW )
Figure 4.
0.8 1.0
5
Mains Supply
4
3
2
1
0
0
95 10317
369
Itot ( mA )
Figure 5.
12 15
Design Calculations for Mains Supply
The following equations can be used for evaluating the
series resistor R1 for worst case conditions:
+R1max 0.85
VMmin – VSmax
2 Itot
+R1min
VMmax – VMmin
2 ISmax
+P(R1max)
(VMmax – VSmin)2
2 R1
where:
VM = Mains voltage
VS = Supply voltage on Pin 4
Itot = Total DC current requirement of the circuit
= IS + Ip + Ix
IS = Current requirement of the IC in mA
Ip = Average current requirement of the triggering
pulses
Ix = Current requirement of other peripheral
components
R1 can be easily evaluated from figures 6 and 8
U208B
6
5
4
3
2
1
0
0
95 10316
Mains Supply
10 20 30
R1 ( kW )
40
Figure 6.
100
Pulse Output
80
60
40
1.4V
20
VGT = 0.8V
0
0
95 10313
50
200 400 600
WRGT ( )
Figure 7.
800 1000
40
Mains Supply
30
20
10
0
0
95 10315
4 8 12
Itot ( mA )
Figure 8.
16
TELEFUNKEN Semiconductors
Rev. A1, 28-May-96
5 (7)