BU1425AK.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 BU1425AK 데이타시트 다운로드

No Preview Available !

Multimedia ICs
NTSC / PAL digital RGB encoder
BU1425AK / BU1425AKV
The BU1425AK / BU1425AKV are ICs which convert digital RGB / YUV input to composite (NTSC / PAL / PAL60),
luminance (Y), and chrominance (C) signals, and outputs the results.
Applications
Video interfaces for VIDEO-CDs and CD-G decoders
Features
1) Input clocks supported
27.0 / 13.5MHz
28.636 / 14.318MHz
28.375 / 14.1875MHz
35.4695 / 17.73475MHz
2) 24-bit RGB and 16-bit YUV input signals are sup-
ported.
3) Both master and slave systems are supported.
4) 9-bit high-speed DAC is used for DAC output of
composite VIDEO, Y, and C signals.
5) Internal 8-color OSD output function is provided.
6) FSC-TRAP on the Y channel can be turned on and
off.
7) C channel is equipped with an internal chromi-
nance band-pass filter in addition to the U.V. low-
pass filter.
8) 5V single power supply, low power consumption
(0.4W typ.)
9) Y and C output can be turned off (the power con-
sumption with Y and C off is 0.25W typ.).
10) In the Master mode, applying 3.3V to the I / O VDD
and 5.0V to other VDDs produces HSY and VSY
output with an amplitude of 3.3V. This enables
direct connection to LSIs that use a power supply
voltage of 3.3V. (The clock output for the OSD has
a fixed amplitude of 5.0V.)
11) In the Slave mode, applying voltage to the I / O VDD
only, and applying 0V to other VDDs, enables a cur-
rent consumption of 0 even when RGB DATA,
HSY, VSY, and OSD DATA are in the active state.
1

No Preview Available !

Multimedia ICs
Block diagram
BU1425AK / BU1425AKV
OSD PALETTE
RGB 24BITS
RD
GD / Y
BD / UV
LATCH
RGB
to
YUV
UV
FILTER
Y-LEVEL ADJ
CHROMA GEN
Y-FILTER
C-FILTER
MIX SIG
and
sync
burst
DAC
V
Y
C
VOUT
YOUT
COUT
VCLK
RSTB
VIDEO TIMING CONTROL
SUB CARRIER BURST GENERATOR
SYNC BLANK
BURST
MODE CONTROL FIELD / FLAME CONTROL
PIXCLK
HSY
VSY
2

No Preview Available !

Multimedia ICs
Pin descriptions
Pin No. Pin name
Function
1 BOSD OSD BLUE DATA INPUT
2 GD0 / Y0 GREEN DATA Bit0 (LSB)
3 GD1 / Y1 GREEN DATA Bit1
4 GD2 / Y2 GREEN DATA Bit2
5 GD3 / Y3 GREEN DATA Bit3
6 GD4 / Y4 GREEN DATA Bit4
7 GD5 / Y5 GREEN DATA Bit5
8 GD6 / Y6 GREEN DATA Bit6
9 GND DIGITAL GROUND
10 GD7 / Y7 GREEN DATA Bit7 (MSB)
11 BD0 / UV0 BLUE DATA Bit0 (LSB)
12 BD1 / UV1 BLUE DATA Bit1
13 BD2 / UV2 BLUE DATA Bit2
14 BD3 / UV3 BLUE DATA Bit3
15 OSDSW OSD ENABLE / DISABLE
16 CDGSWB SELECT Video-CD / CD-G
17 BD4 / UV4 BLUE DATA Bit4
18 BD5 / UV5 BLUE DATA Bit5
19 BD6 / UV6 BLUE DATA Bit6
20 BD7 / UV7 BLUE DATA Bit7 (MSB)
21 GND DIGITAL GROUND
22 NTB SELECT NTSC / PAL MODE
23 IM0 SELECT YUV / RGB
24 IM1 SELECT DAC / NORMAL
25 TEST1 Normally pull down to GND
26 TEST2 SELECT U / V TIMING
27 VSY V-SYNC INPUT or OUTPUT
28 HSY H-SYNC INPUT or OUTPUT
29 PIXCLK 1 / 2freq. of BCLK
30 VDD DIGITAL VDD
31 IOVDD VDD for I / O
32 INT Interlace / Non-Interlace
With pull-down resistor (approx. 30k)
BU1425AK / BU1425AKV
Pin No. Pin name
Function
33 SLABEB SELECT MASTER / SLAVE
34 ADDH + 0.5 / – 0.5LINE at NON-INTER
35 VREF-C DAC BIAS
36 CGND CHROMA OUTPUT GROUND
37 COUT CHROMA OUTPUT
38 VGND Composite Output Ground
39 VOUT COMPOSITE OUTPUT
40 AVSS Analog Ground (DAC VREF)
41 P-VDD POWER (DAC) VDD
42 IR REFERENCE RESISTOR
43 AVDD ANALOG (VREF) VDD
44 YGND Luminance Output Ground
45 YOUT Luminance Output
46 VDD DIGITAL VDD
47 YFILON2B Y-FILSEL THROU / FILON2
48 YCOFF DAC (YOUTCOUT) OFF
49 YFILON1B Y-FILSEL THROU / FILON1
50 PAL60B NORMAL / PAL60 at PALMODE
51 VCLK Video Clock Input
52 RSTB NORMAL / RESET
53 CLKSW SEL ×1CLK / ×2CLK
54 RD0 RED DATA Bit0 (LSB)
55 RD1 RED DATA Bit1
56 RD2 RED DATA Bit2
57 ROSD OSD RED DATA INPUT
58 RD3 RED DATA Bit3
59 RD4 RED DATA Bit4
60 RD5 RED DATA Bit5
61 IOVDD VDD for I / O
62 RD6 RED DATA Bit6
63 RD7 RED DATA Bit7
64 GOSD OSDGREEN DATA INPUT
3

No Preview Available !

Multimedia ICs
BU1425AK / BU1425AKV
Absolute maximum ratings (Ta = 25°C)
Parameter
Symbol
Limits
Unit
Applied voltage
VDD, AVDD
– 0.5 ~ + 7.0
V
Input voltage
VIN
– 0.3 ~ IOVDD + 0.3
V
Storage temperature
Tstg
– 55 ~ + 150
Power dissipation
Pd
13501
1 Reduced by 11mW for each increase in Ta of 1°C over 25°C.
1 When mounted on 120mm × 140mm × 1.0mm glass epoxy board.
Operation is not guaranteed at this value.
Not designed for radiation resistance.
Recommended operating conditions
°C
mW
Parameter
Power supply voltage
Power supply voltage
Input high level voltage
Symbol
VDD = AVDD
IOVDD
VIH
Limits
4.50 ~ 5.50
3.30 ~ 5.50
2.1 ~ VDD
Unit
V
V
V
Input low level voltage
VIL
0 ~ + 0.8
V
Analog input voltage
VAIN
0 ~ AVDD
V
Operating temperature
Topr
– 25 ~ + 60
°C
Should be used at VDD = AVDD.
Electrical characteristics (unless otherwise noted, Ta = 25°C, VDD = AVDD = 5.0V, GND = AVSS = VGND = CGND = YGND)
Parameter
Symbol Min.
Typ.
Max.
Unit
Conditions
Digital block
Burst frequency 1
fBST1
— 3.57954 —
MHz
Burst frequency 2
fBST2
— 4.43361 —
MHz
Burst cycle
CBST
9
— CYC
Operating circuit current 1
Idd1
80
— mA 27MHz color bar
Operating circuit current 2
Idd2
40
— mA 27MHz color bar PD mode
Output high level voltage
VOH
4.0 4.5
V IOH = – 2.0mA
Output low level voltage VOL — 0.5 1.0 V IOH = 2.0mA
Input high level voltage
VIH 2.1 — — V
Input low level voltage
VIL — — 0.8 V
Input high level current
IIH – 10 0.0 10.0 µA
Input low level current
IIL – 10 0.0 10.0 µA
DAC block
DAC resolution
RES
9
— BITS
Linearity error
EL
± 0.5 ± 3.0
LSB IR = 1.2k
Y white level current
IYW
— 25.14 —
mA
Y black level current
IYB
— 7.24 —
mA
Y zero level current
IYZ – 10
0.0 10.0 µA
V white level current
IYW
— 25.14 —
mA
V black level current
IYB
— 7.24 —
mA
V zero level current
Sleep mode current
IYZ
Iddpd
– 10
0.0 10.0 µA
1.0
µA
VIN Max. = IOVDD + 0.3V
VIN Min. = – 0.3V
4

No Preview Available !

Multimedia ICs
BU1425AK / BU1425AKV
Application example
(1) Example in Master mode: Doubled clock is input and 24-bit RGB input is used
3210
7
65 4 3 210
4 17 BD4
5 18 BD5
6 19 BD6
7 20 BD7
GOSD
RD7
RD6
I / O VDD
64
63
62
61
21 GND
RD5 60
22 NTB
RD4 59
23 IM0
RD3 58
24 IM1
25 TEST1
BU1425AK / AKV
ROSD 57
RD2 56
26 TEST2
RD1 55
27 VSY
RD0 54
28 HSY
CLKSW 53
29 PIXCLK
RSTB 52
30 VDD
VCLK 51
31 I / O VDD
PAL GOB 50
32 INT
YFILON1B 49
ANALOG VDD
POWER VDD
DIGITAL VDD
7
6
5
4
3
2
1
0
Fig.1
5