IA8044.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 IA8044 데이타시트 다운로드

No Preview Available !

IA8044/IA8344
SDLC COMMUNICATIONS CONTROLLER
As of Production Version P03
28 August 2007
IA8044/IA8344
SDLC Communications Controller
Data Sheet
Copyright © 2007
©
IA211010112-02
Page 1 of 48
www.Innovasic.com
Customer Support:
1-888-824-4184

No Preview Available !

IA8044/IA8344
SDLC COMMUNICATIONS CONTROLLER
As of Production Version P03
28 August 2007
FEATURES
Form, Fit, and Function Compatible with the Intel® 8044/8344
Packaging options available: 40 Pin Plastic Dual In-Line Package (PDIP),
44 Pin Plastic Leaded Chip Carrier (PLCC), Both available in Leaded and
RoHS versions
8-Bit Control Unit
8-Bit Arithmetic-Logic Unit with 16-Bit multiplication and division
12 MHz clock
Four 8-Bit Input / Output ports
Two 16-Bit Timer/Counters
Serial Interface Unit with SDLC/HDLC compatibility
2.4 Mbps maximum serial data rate
Two Level Priority Interrupt System
5 Interrupt Sources
Internal Clock prescaler and Phase generator
192 Bytes of Read/Write Data Memory Space
64kB External Program Memory Space
64kB External Data Memory Space
4kB Internal ROM (IA8044 only)
IA8044/IA8344 Variants
IA8044 4kB internal ROM with R0117 version 2.3 firmware, 192 byte internal RAM,
64kB external program and data space.
IA8344 192 byte internal RAM, 64kB external program and data space.
The IA8044/IA8344 is a "plug-and-play" drop-in replacement for the original IC. InnovASIC
produces replacement ICs using its MILESTM, or Managed IC Lifetime Extension System, cloning
technology. This technology produces replacement ICs far more complex than "emulation" while
ensuring they are compatible with the original IC. MILESTM captures the design of a clone so it can
be produced even as silicon technology advances. MILESTM also verifies the clone against the
original IC so that even the "undocumented features" are duplicated. This data sheet documents all
necessary engineering information about the IA8044/IA8344 including functional and I/O
descriptions, electrical characteristics, and applicable timing.
Copyright © 2007
©
IA211010112-02
Page 2 of 48
www.Innovasic.com
Customer Support:
1-888-824-4184

No Preview Available !

IA8044/IA8344
SDLC COMMUNICATIONS CONTROLLER
As of Production Version P03
28 August 2007
Package Pinout
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
(RTS) P1.6
(CTS) P1.7
RST
(RXD) P3.0
(TXD) P3.1
(INT0) P3.2
(INT1) P3.3
(T0) P3.4
(SCLK/T1) P3.5
(WR) P3.6
(RD) P3.7
XTAL2
XTAL1
VSS
(1) IA8X44
(2) 40 Pin DIP
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
(18)
(19)
(20)
(40)
(39)
(38)
(37)
(36)
(35)
(34)
(33)
(32)
(31)
(30)
(29)
(28)
(27)
(26)
(25)
(24)
(23)
(22)
(21)
VCC
P0.0 (AD0)
P0.1 (AD1)
P0.2 (AD2)
P0.3 (AD3)
P0.4 (AD4)
P0.5 (AD5)
P0.6 (AD6)
P0.7 (AD7)
EA
ALE
PSEN
P2.7 (A15)
P2.6 (A14)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
P2.2 (A10)
P2.1 (A9)
P2.0 (A8)
P1.5
P1.6
P1.7
RST/VPD
P3.0
N.C.
P3.1
P3.2
P3.3
P3.4
P3.5
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
IA8X44
44 Pin LCC
(39) P0.4
(38) P0.5
(37) P0.6
(36) P0.7
(35) EA
(34) N.C.
(33) ALE
(32) PSEN
(31) P2.7
(30) P2.6
(29) P2.5
DESCRIPTION
The IA8044/IA8344 is a form, fit and function compatible part to the Intel® 8X44 SDLC
communications controller. The IA8044/IA8344 is a Fast Single-Chip 8-Bit Microcontroller with an
integrated SDLC/HDLC serial interface controller. The IA8044/IA8344 is a fully functional 8-Bit
Embedded Controller that executes all ASM51 instructions and has the same instruction set as the
Intel 80C51. The IA8044/IA8344 can access the instructions from two types of program memory,
serves software and hardware interrupts, provides an interface for serial communications and a timer
system. The IA8044/IA8344 is fully compatible with the Intel® 8X44 series. The functional block
diagram is shown below.
Copyright © 2007
©
IA211010112-02
Page 3 of 48
www.Innovasic.com
Customer Support:
1-888-824-4184

No Preview Available !

IA8044/IA8344
SDLC COMMUNICATIONS CONTROLLER
As of Production Version P03
28 August 2007
Functional Block Diagram
I/O for Memory, SIU, DMA, Interrupts, Timers
Port 0
ADDR/DATA/IO
Port 2
ADDR/DATA/IO
Port 1
SPCL FUNC/IO
Port 3
SPCL FUNC/IO
Memory
Control
XTAL
Reset
Clock Gen.
& Timing
192x8Dual Port
RAM
C8051
CPU
Control
Address/Data
Interrupts
SIU
Timers
Copyright © 2007
©
IA211010112-02
Page 4 of 48
www.Innovasic.com
Customer Support:
1-888-824-4184

No Preview Available !

IA8044/IA8344
SDLC COMMUNICATIONS CONTROLLER
As of Production Version P03
28 August 2007
I/O Characteristics
The table below describes the I/O characteristics for each signal on the IC. The signal names
correspond to the signal names on the pinout diagrams provided. The table below provides the I/O
description of the IA8044 and the IA8344.
Name
RST
ALE
PSEN
EA
P0.7 – P0.0
P1.7 – P1.0
P2.7 – P2.0
P3.7 – P3.0
XTAL1
XTAL2
VSS
VCC
Type
I
O
O
I
I/O
I/O
I/O
I/O
I
O
P
P
Description
Reset. This pin when held high for two machine cycles while
the oscillator is running will cause the chip to reset.
Address Latch Enable. Used to latch the address on the falling
edge for external memory accesses.
Program Store Enable. When low acts as an output enable for
external program memory.
External Access. When held low EA will cause the
IA8044/IA8344 to fetch instructions from external memory.
Port 0. 8 bit I/O port and low order multiplexed address/data
byte for external accesses.
Port 1. 8-bit I/O port. Two bits have alternate functions, P1.6
(RTS) and P1.7 (CTS).
Port 2. 8-bit I/O port. It also functions as the high order
address byte during external accesses.
Port 3. 8-bit I/O port. Port 3 bits also have alternate functions
as described below.
P3.0 – RXD. Receive data input for SIU or direction control
for P3.1 dependent upon datalink configuration.
P3.1 – TXD. Transmit data output for SIU or data
input/output dependent upon datalink configuration. Also
enables diagnostic mode when cleared.
P3.2 – INT0. Interrupt 0 input or gate control input for
counter 0.
P3.3 – INT1. Interrupt 1 input or gate control input for
counter 1.
P3.4 – T0. Input to counter 0.
P3.5 – SCLK/T1. SCLK input to SIU or input to counter 1.
P3.6 – WR. External memory write signal.
P3.7 – RD. External memory read signal.
Crystal Input 1. Connect to VSS when external clock is used on
XTAL2. May be connected to a crystal (with XTAL2), or may
be driven directly with a clock source (XTAL2 not connected).
Crystal Input 2. May be connected to a crystal (with XTAL1),
or may be driven directly with an inverted clock source (XTAL1
tied to ground).
Ground.
+5V power.
Copyright © 2007
©
IA211010112-02
Page 5 of 48
www.Innovasic.com
Customer Support:
1-888-824-4184