K4M511633E.pdf 데이터시트 (총 12 페이지) - 파일 다운로드 K4M511633E 데이타시트 다운로드

No Preview Available !

K4M511633E - Y(P)C/L/F
Mobile-SDRAM
8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
FEATURES
• 3.0V or 3.3V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
• DQM for masking.
• Auto refresh.
• 64ms refresh period (8K cycle).
• Commercial Temperature Operation (-25°C ~ 70°C).
• 1 /CS Support.
• 2chips DDP 54Balls FBGA with 0.8mm ball pitch
( -YXXX : Leaded, -PXXX : Lead Free).
GENERAL DESCRIPTION
The K4M511633E is 536,870,912 bits synchronous high data
rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
ORDERING INFORMATION
Part No.
Max Freq.
K4M511633E-Y(P)C/L/F75
133MHz(CL=3)
K4M511633E-Y(P)C/L/F1H
105MHz(CL=2)
K4M511633E-Y(P)C/L/F1L
105MHz(CL=3)*1
- Y(P)C/L/F : Normal / Low Power, Commercial Temperature(-25°C ~ 70°C)
Interface
LVCMOS
Package
54 FBGA
Leaded (Lead Free)
Notes :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung shall not offer for sale or sell either directly or through and third-party proxy, and DRAM memory products that include "Multi-Die Plastic
DRAM" for use as components in general and scientific computers such as, by way of example, mainframes, servers, work stations or desk top
computers for the first three years of five year term of this license. Nothing herein limits the rights of Samsung to use Multi-Die Plastic DRAM in other
products or other applications under paragrangh such as mobile, telecom or non-computer application(which include by way of example laptop or
notebook computers, cell phones, televisions or visual monitors).
Violation may subject the customer to legal claims and also excludes any warranty against infringement from Samsung."
3. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific
purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
February 2004

No Preview Available !

K4M511633E - Y(P)C/L/F
FUNCTIONAL BLOCK DIAGRAM
Mobile-SDRAM
Bank Select
CLK
ADD
Data Input Register
8M x 16
8M x 16
8M x 16
8M x 16
Column Decoder
LCKE
LRAS
LCBR
LWE
LCAS
Latency & Burst Length
Programming Register
LWCBR
Timing Register
CLK CKE
CS
RAS
CAS
WE L(U)DQM
LWE
LDQM
DQi
LDQM
February 2004

No Preview Available !

K4M511633E - Y(P)C/L/F
Mobile-SDRAM
Package Dimension and Pin Configuration
< Bottom View*1 >
E1
< Top View*2 >
987654321
A
B
C
D
E
F
G
H
J
E
E/2
*2: Top View
A
A1
bz
*1: Bottom View
< Top View*2 >
#A1 Ball Origin Indicator
54Ball(6x9) FBGA
123789
A VSS DQ15 VSSQ VDDQ DQ0 VDD
B DQ14 DQ13 VDDQ VSSQ DQ2 DQ1
C DQ12 DQ11 VSSQ VDDQ DQ4 DQ3
D DQ10 DQ9 VDDQ VSSQ DQ6 DQ5
E DQ8 NC VSS VDD LDQM DQ7
F UDQM CLK CKE CAS RAS WE
G A12 A11 A9 BA0 BA1 CS
H A8 A7 A6 A0 A1 A10
J VSS A5 A4 A3 A2 VDD
Pin Name
CLK
CS
CKE
A0 ~ A12
BA0 ~ BA1
RAS
CAS
WE
L(U)DQM
DQ0 ~ 15
VDD/VSS
VDDQ/VSSQ
Pin Function
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
Row Address Strobe
Column Address Strobe
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
Symbol
A
A1
E
E1
D
D1
e
b
z
Min
1.00
0.27
-
-
-
-
-
0.40
-
[Unit:mm]
Typ Max
1.10 1.20
0.32 0.37
11.5 -
6.40 -
10.0 -
6.40 -
0.80 -
0.45 0.50
- 0.10
February 2004

No Preview Available !

K4M511633E - Y(P)C/L/F
Mobile-SDRAM
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Value
Voltage on any pin relative to Vss
VIN, VOUT
-1.0 ~ 4.6
Voltage on VDD supply relative to Vss
VDD, VDDQ
-1.0 ~ 4.6
Storage temperature
TSTG
-55 ~ +150
Power dissipation
PD 1.0
Short circuit current
IOS
NOTES :
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
50
Unit
V
V
°C
W
mA
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to VSS = 0V, TA = -25°C ~ 70°C)
Parameter
Symbol
Min
Typ
Max
Supply voltage
VDD 2.7 3.0 3.6
VDDQ
2.7
3.0
3.6
Input logic high voltage
VIH 2.2 3.0 VDDQ + 0.3
Input logic low voltage
VIL -0.3 0 0.5
Output logic high voltage
VOH
2.4
-
-
Output logic low voltage
VOL -
- 0.4
Input leakage current
ILI -10 - 10
NOTES :
1. VIH (max) = 5.3V AC.The overshoot voltage duration is 3ns.
2. VIL (min) = -2.0V AC. The undershoot voltage duration is 3ns.
3. Any input 0V VIN VDDQ.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
4. Dout is disabled, 0V VOUT VDDQ.
Unit
V
V
V
V
V
V
uA
Note
1
2
IOH = -2mA
IOL = 2mA
3
CAPACITANCE (VDD = 3.0V & 3.3V, TA = 23°C, f = 1MHz, VREF =0.9V ± 50 mV)
Pin
Symbol
Min
Max
Clock
CCLK 3.0 12.0
RAS, CAS, WE, CS, CKE
CIN 3.0 12.0
DQM
CIN 1.5 6.0
Address
CADD
3.0
12.0
DQ0 ~ DQ15
COUT
3.0
6.5
Unit
pF
pF
pF
pF
pF
Note
February 2004

No Preview Available !

K4M511633E - Y(P)C/L/F
Mobile-SDRAM
DC CHARACTERISTICS
Recommended operating conditions (Voltage referenced to VSS = 0V, TA = -25 to 70°C)
Parameter
Symbol
Test Condition
Version
-75 -1H -1L
Unit Note
Operating Current
(One Bank Active)
Burst length = 1
ICC1 tRC tRC(min)
IO = 0 mA
160 155 145 mA 1
Precharge Standby Current in ICC2P CKE VIL(max), tCC = 10ns
power-down mode
ICC2PS CKE & CLK VIL(max), tCC =
Precharge Standby Current
in non power-down mode
ICC2N
CKE VIH(min), CS VIH(min), tCC = 10ns
Input signals are changed one time during 20ns
ICC2NS
CKE VIH(min), CLK VIL(max), tCC =
Input signals are stable
1.5
1.5
20
10
mA
mA
Active Standby Current
in power-down mode
Active Standby Current
in non power-down mode
(One Bank Active)
ICC3P CKE VIL(max), tCC = 10ns
ICC3PS CKE & CLK VIL(max), tCC =
ICC3N
CKE VIH(min), CS VIH(min), tCC = 10ns
Input signals are changed one time during 20ns
ICC3NS
CKE VIH(min), CLK VIL(max), tCC =
Input signals are stable
8
8
45
40
mA
mA
mA
Operating Current
(Burst Mode)
ICC4
IO = 0 mA
Page burst
4Banks Activated
tCCD = 2CLKs
230 210 210 mA 1
Refresh Current
ICC5 tRC tRC(min)
-C
-L
Self Refresh Current
ICC6 CKE 0.2V
Internal TCSR
Full Array
-F
1/2 of Full Array
1/4 of Full Array
NOTES:
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Internal TCSR can be supported( In commercial Temp : Max 40°C/Max 70°C).
4. K4M511633E-Y(P)C**
5. K4M511633E-Y(P)L**
6. K4M511633E-Y(P)F**
7. Unless otherwise noted, input swing IeveI is CMOS(VIH /VIL=VDDQ/VSSQ).
350 335 305
1800
1500
Max 40 Max 70
850 1300
600 900
500 700
mA
uA
°C
uA
2
4
5
3
6
February 2004