M62301.pdf 데이터시트 (총 9 페이지) - 파일 다운로드 M62301 데이타시트 다운로드

No Preview Available !

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
DESCRIPTION
M62301 semiconductor integrated circuit forms an integrating
A-D converter,being connected to a microcomputer unit.By
using selection signals and counter clock signals from the
unit,a 10~12-bit A-D converter can be created at a low cost.
The integration time and resolution can be set at the user‘s
option by changing external parameters.In addition,the built-in
circuit offset,delay time and temperature fluctuation are
adjustable,enabling a wide range of applications.
M62301 has a 3 input decoder circuit,high-precision
reference voltage(1.22V)generator,current supply and
comparator for integration,and voltage-monitoring reset circuit
for a 5V power supply.It is also equipped with girdling to
prevent current leak from integration capacitor.
FEATURES
•Separate power supplies for analog section and digital section.
•Low power dissipation.....................................2mA(typ)
(1mA for A-D conversion and the other 1mA for reset)
•Linear error......................................................±0.02%(typ)
•Conversion time...............................................526µs/ch(typ)
•Built-in system reset.........................................4.45V(typ)
PIN CONFIGURATION (TOP VIEW)
Vcc FOR RESET 1
C0 2
C1 3
C2 4
INT 5
RESET 6
GIRDLING 1 7
INTEGRATING
CAPACITOR
8
GIRDLING 2 9
ANALOG GND 10
20 DIGITAL GND
19 A1
18 A2
17 A3
16 A4
15 REFERENCE INPUT
14 DIGITAL VDD
13
REFERENCE
VOLTAGE
12
CONSTANT CURRENT
CONTROL
11 ANALOG Vcc
Outline 20P4B(SP)
20P2N-A(FP)
APPLICATION
High-precision control systems such as temperature control
and speed control
BLOCK DIAGRAM
A1 19
A2 18
A3 17
A4 16
REFERENCE 15
INPUT
A1
A2
A3
A4
VREF
GND
REFERENCE 13
VOLTAGE
VREF
1.22V
CONSTANT ANALOG
DIGITAL
CURRENT Vcc ANALOG GND DIGITAL
CONTROL
GND
VDD
12 11 10 20 14
0.49V
+
-
+
-
0.36V
DISCHARGE
DECODER
150µs
+ DELAY
- CIRCUIT
5 INT
1 Vcc FOR RESET
6 RESET
7 8 9 234
INTEGRATING
CAPACITOR
C0 C1 C2
GIRDLING 1 GIRDLING 2
MITSUBISHI
ELECTRIC
( 1 /9)

No Preview Available !

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)
Symbol
Vcc
VDD
VID
VIA
IoINT
IoRE
VINT
VRESET
VRE
Pd
K
Topr
Tstg
Parameter
Analog section supply voltage
Digital section supply voltage
Digital input voltage
Analog input voltage
INT output current
Reset output current
INT output withstand voltage
Reset output withstand voltage
Reset supply voltage
Power dissipation
Thermal derating
Operating temperature
Storage temperature
Conditions
Ratings
15
8
-0.3~VDD+0.3
-0.3~VDD+0.3
6
6
15
15
6
990(DIP)/660(FP)
9.9(DIP)/6.6(FP)
-20 ~ +75
-55 ~ +125
Unit
V
V
V
V
mA
mA
V
V
V
mW
mW/°C
°C
°C
RECOMMENDED OPERATING CONDITIONS(Ta=25°C, unless otherwise noted)
Symbol
Vcc
VDD
VIA
Parameter
Analog section supply voltage
Digital section supply voltage
Analog input voltage range
(II=50µA)
Min
4.5
4.5
0
Limits
Typ
8.0
5.0
VIR Reference input voltage(II=50µA)
CI Integration capacity
RI Resistance to determine charge current
Io Output current
1
300
6
Max
12.0
5.5
No more than(Vcc-2.5V)
and VDD(Note 1)
No more than(Vcc-2.5V)
and VDD(Note 1)
22000
60
4
Note 1.Maximum analog input voltage is less than the difference between Vcc-2.5V as well as VDD.
*Charging current II=VREF
R1
Unit
V
V
V
V
pF
k
mA
MITSUBISHI
ELECTRIC
( 2 /9)

No Preview Available !

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
ELECTRICAL CHARACTERISTICS(Vcc=5.0V,VDD=5.0V,Ta=25°C, unless otherwise noted)
Symbol
Icc
VIA
Parameter
Supply current
Analog input voltage range
VREF
IREF +
IREF -
Ec
EL
TT
Reference input voltage
Permissible current inflow at
reference voltage
Conversion error
Linear error
Conversion time
Test conditions
II=100µA
II=200µA
IREF=±5µA
CREF=4700pF
(Note 1)RI=24k
(Note 2)RI=24k
VIA=2.5V,CI=0.01µF
RI=24k
Min.
0
1.17
Limits
Typ.
1.0
1.22
0.05
0.02
526
Max.
2.0
2.5
2.2
1.27
50
-10
0.1
0.09
Unit
mA
V
V
µA
%/FSR
%/FSR
µs
Tdi
IB
VIH
VIL
VLINT
IOHINT
VDET
VDET
TDE
VLRE
IOHRE
IRE
VOPL
Discharge time
Analog input current
Digital input “H“ level
Digital input “L“ level
INT output “L“ level
INT output leak current
Detection voltage
Hysteresis voltage
Delay time
Reset output “L“ level
Reset output leak current
Supply current
Limit operating voltage
V 8=3V 0.3V
CI=4700pF
IOL=1mA
V 5=15V
IOL=1mA
V 5=15V
VRE=5V
RL=2.2k,VLRE0.4V
RL=100k,VLRE0.4V
3
-0.35
3.5
0.1
4.30 4.45
30 50
75 150
0.1
1.0
0.75
0.6
17
-3.5
0.8
0.4
1
4.60
80
300
0.4
1
2.0
1.0
0.8
µs
µA
V
V
V
µA
V
mV
µs
V
µA
mA
V
Note 1.Conversion error;Deviation from the line that links the “0“ scale point (mode 0) and reference scale point (mode 3. VFSR=2.5V).Associated
with all channels.
Note 2.Linear error;Deviation from the line that links the 0-V input point and 2.5V input point on a given channel.
MITSUBISHI
ELECTRIC
( 3 /9)

No Preview Available !

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
OPERATING DESCRIPTION
(1)Decoder
Based on digital inputs to C0,C1,C2,the analog switch
is set to on,and the input of "0" scale (GND input),input
of reference scale (reference voltage input),input to
A1~A4,or discharge
from integration capacitor (CI) is performed.None of these operations
is performed when the "mode 8" input is given:
Mode
C0
C1
C2
1
0
0
0
Discharge
2
1
0
0
GND
3
0
1
0
VREF
4
1
1
0
A1
5 67
0 10
0 01
1 11
A2 A3 A4
8
1
1
1
(2)A-D conversion
DECODER SELECTION MODE
1
21
3
1
4~7
1
VIN+0.49V
V8
VREF+0.49V
0.49V
0.36V
TGND
TREF
TIN
Multiplexer first selects VGND,obtaining minimum pulse
TGND.It then selects VREF,obtaining reference pulse
TREF.Input is selected next,obtaining input pulse TIN.VIN is
obtained by deducting TGND,as the offset,from TREF and
TIN.
VIN=VREF
TIN-TG
TREF-TG
By measuring voltage at the maximum input for
approximately 500µs under the counter clock of
8MHz,resolution of approximately 12bits can be obtained;
500µs
125ns
.=.
212
Note. To ensure discharge from capacitor CI,the decoder input as in
the above diagram should stay in mode 1 at least for the
period calculated
above:Tdi=(CI X
VIAmax+0.49
1mA
)
It is not necessary to measure TGND,and TREF for each
channel.
MITSUBISHI
ELECTRIC
( 4 /9)

No Preview Available !

MITSUBISHI<Dig.Ana.INTERFACE>
M62301SP,FP
10~12-BIT 4CH INTEGRATING A-D CONVERTER
(3)Constant current control
Integrating current II can be obtained based on the reference
voltage(1.22V)by the built-in high-precision generator and
resistance RI.
II= 1.22 (A)........................(1)
RI
Integration time TI can be calculated as follows;
CI
TI=(VIN+0.49)
II
.............(2)
(However,parameters such as built-in comparator offset
voltage,analog switch offset,voltage leak current and delay
time are not counted.)
VREF
13
1.22V
12
RI
II
8
CI
4.45V
RESET SUPPLY VOLTAGE
VRE
0.8V
50mA
t
RESET OUTPUT
OUTPUT
UNSETTLED
TDE
TDE
t
When voltage applied to pin VRE becomes less than
4.45V,the RESET output status becomes "L".If voltage
increases over 4.50V,the RESET status becomes "H"
within 150µsec.
MITSUBISHI
ELECTRIC
( 5 /9)