80960CF-30.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 80960CF-30 데이타시트 다운로드

No Preview Available !

www.DataSheet4U.com
SPECIAL ENVIRONMENT 80960CF-30 -25 -16
32-BIT HIGH-PERFORMANCE SUPERSCALAR
PROCESSOR
 Socket and Object Code Compatible with 80960CA
 Two Instructions Clock Sustained Execution
 Four 59 Mbytes s DMA Channels with Data Chaining
 Demultiplexed 32-bit Burst Bus with Pipelining
Y 32-bit Parallel Architecture
Two Instructions clock Execution
Load Store Architecture
Sixteen 32-bit Global Registers
Sixteen 32-bit Local Registers
Manipulate 64-bit Bit Fields
11 Addressing Modes
Full Parallel Fault Model
Supervisor Protection Model
Y Fast Procedure Call Return Model
Full Procedure Call in 4 clocks
Y On-Chip Register Cache
Caches Registers on Call Ret
Minimum of 6 Frames provided
Up to 15 Programmable Frames
Y On-Chip Instruction Cache
4 Kbyte Two-Way Set Associative
128-bit Path to Instruction Sequencer
Cache-Lock Modes
Cache-Off Mode
Y On-Chip Data Cache
1 Kbyte Direct-Mapped
Write Through
128 bits per Clock Access on
Cache Hit
Y Product Grades Available
SE3 b40 C to a110 C
Y High Bandwidth On-Chip Data RAM
1 Kbytes On-Chip RAM for Data
Sustain 128 bits per clock access
Y Four On-Chip DMA Channels
59 Mbytes s Fly-by Transfers
32 Mbytes s Two-Cycle Transfers
Data Chaining
Data Packing Unpacking
Programmable Priority Method
Y 32-Bit Demultiplexed Burst Bus
128-bit Internal Data Paths to and
from Registers
Burst Bus for DRAM Interfacing
Address Pipelining Option
Fully Programmable Wait States
Supports 8 16 or 32-bit Bus Widths
Supports Unaligned Accesses
Supervisor Protection Pin
Y Selectable Big or Little Endian Byte
Ordering
Y High-Speed Interrupt Controller
Up to 248 External Interrupts
32 Fully Programmable Priorities
Multi-mode 8-bit Interrupt Port
Four Internal DMA Interrupts
Separate Non-maskable Interrupt Pin
Context Switch in 750 ns Typical
Other brands and names are the property of their respective owners
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
COPYRIGHT INTEL CORPORATION 1995
January 1995
Order Number 271328-001

No Preview Available !

www.DataSheet4U.com
SPECIAL ENVIRONMENT 80960CF-30 -25 -16
Figure 1 80960CF Die Photo
271328 – 1
2

No Preview Available !

www.DataSheet4U.com
Special Environment 80960CF-30 -25 -16
32-Bit High Performance Superscalar Processor
CONTENTS
PAGE
1 0 PURPOSE
5
2 0 i960 CF PROCESSOR
OVERVIEW
2 1 The C-Series Core
2 2 Pipelined Burst Bus
2 3 Flexible DMA Controller
2 4 Priority Interrupt Controller
2 5 Instruction Set Summary
5
6
6
6
6
7
3 0 PACKAGE INFORMATION
3 1 Package Introduction
3 2 Pin Descriptions
3 3 80960CF Pinout
3 4 Mechanical Data
3 5 Package Thermal Specifications
3 6 Stepping Register Information
3 7 Suggested Sources for 80960CF
Accessories
8
8
8
14
18
20
21
21
4 0 ELECTRICAL SPECIFICATIONS
4 1 Absolute Maximum Ratings
4 2 Operating Conditions
4 3 Recommended Connections
4 4 DC Specifications
4 5 AC Specifications
22
22
22
22
23
24
5 0 RESET BACKOFF AND HOLD
ACKNOWLEDGE
35
6 0 BUS WAVEFORMS
36
CONTENTS
PAGE
FIGURES
Figure 1 80960CF Die Photo
Figure 2 80960CF Block Diagram
Figure 3 Example Pin Description
Entry
Figure 4a 80960CF PGA Pinout (View
from Top Side)
Figure 4b 80960CF PGA Pinout (View
from Bottom Side)
Figure 5 168-Lead Ceramic PGA
Package Dimensions
Figure 6 80960CF PGA Package
Thermal Characteristics
Figure 7 Measuring 80960CF PGA
Case Temperature
Figure 8 Register G0
Figure 9 AC Test Load
Figure 10a Input and Output Clocks
Waveform
Figure 10b CLKIN Waveform
Figure 11 Output Delay and Float
Waveform
Figure 12a Input Setup and Hold
Waveform
Figure 12b NMI XINT7 0 Input Setup
and Hold Waveform
Figure 13 Hold Acknowledge
Timings
Figure 14 Bus Back-Off (BOFF)
Timings
2
5
8
16
17
18
20
21
21
30
30
30
31
31
31
32
32
3