SN74LS244.pdf 데이터시트 (총 8 페이지) - 파일 다운로드 SN74LS244 데이타시트 다운로드

No Preview Available !

SN74LS240, SN74LS244
Octal Buffer/Line Driver
with 3-State Outputs
The SN74LS240 and SN74LS244 are Octal Buffers and Line
Drivers designed to be employed as memory address drivers, clock
drivers and bus-oriented transmitters/receivers which provide
improved PC board density.
Hysteresis at Inputs to Improve Noise Margins
3-State Outputs Drive Bus Lines or Buffer Memory Address
Registers
Input Clamp Diodes Limit High-Speed Termination Effects
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min Typ Max Unit
VCC Supply Voltage
TA Operating Ambient
Temperature Range
4.75 5.0 5.25
V
0 25 70 °C
IOH Output Current – High
–3.0 mA
–15 mA
IOL Output Current – Low
24 mA
20
1
http://onsemi.com
LOW
POWER
SCHOTTKY
MARKING
DIAGRAMS
SN74LS24xN
AWLYYWW
1
PDIP–20
N SUFFIX
CASE 738
20
1
LS24x
AWLYYWW
1
SOIC–20
DW SUFFIX
CASE 751D
x = 0 or 4
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
ORDERING INFORMATION
Device
Package
Shipping
SN74LS240N
PDIP–20
1440 Units/Box
SN74LS240DW SOIC–20 2500/Tape & Reel
SN74LS244N
PDIP–20
1440 Units/Box
SN74LS244DW SOIC–20 2500/Tape & Reel
© Semiconductor Components Industries, LLC, 2000
August, 2000 – Rev. 7
1
Publication Order Number:
SN74LS240/D

No Preview Available !

SN74LS240, SN74LS244
LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)
SN74LS240
VCC 2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1
20 19 18 17 16 15 14 13 12 11
1 2 3 4 5 6 7 8 9 10
1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND
SN74LS244
VCC 2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1
20 19 18 17 16 15 14 13 12 11
1 2 3 4 5 6 7 8 9 10
1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND
SN74LS240
INPUTS
1G, 2G
D
OUTPUT
LL
LH
HX
H
L
(Z)
TRUTH TABLES
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance
SN74LS244
INPUTS
1G, 2G
D
OUTPUT
LL
LH
HX
L
H
(Z)
http://onsemi.com
2

No Preview Available !

SN74LS240, SN74LS244
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Parameter
Input HIGH Voltage
Min Typ Max Unit
Test Conditions
Guaranteed Input HIGH Voltage for
2.0 V All Inputs
VIL Input LOW Voltage
0.8
V
Guaranteed Input LOW Voltage for
All Inputs
VT+–VT–
VIK
VOH
VOL
IOZH
IOZL
IIH
IIL
IOS
Hysteresis
0.2 0.4
V VCC = MIN
Input Clamp Diode Voltage
–0.65 –1.5 V VCC = MIN, IIN = –18 mA
Output HIGH Voltage
2.4 3.4
2.0
V VCC = MIN, IOH = –3.0 mA
V VCC = MIN, IOH = MAX
Output LOW Voltage
0.25 0.4
0.35 0.5
V IOL = 12 mA
V IOL = 24 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
Output Off Current HIGH
20 µA VCC = MAX, VOUT = 2.7 V
Output Off Current LOW
–20 µA VCC = MAX, VOUT = 0.4 V
Input HIGH Current
20 µA VCC = MAX, VIN = 2.7 V
0.1 mA VCC = MAX, VIN = 7.0 V
Input LOW Current
–0.2 mA VCC = MAX, VIN = 0.4 V
Output Short Circuit Current (Note 1.) –40
–225 mA VCC = MAX
Power Supply Current
Total, Output HIGH
27
Total, Output LOW LS240
ICC LS244
44
46 mA VCC = MAX
Total at HIGH Z
LS240
50
LS244
54
1. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C, VCC = 5.0 V)
Symbol
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPLZ
tPHZ
Parameter
Propagation Delay, Data to Output
LS240
Propagation Delay, Data to Output
LS244
Output Enable Time to HIGH Level
Output Enable Time to LOW Level
Output Disable Time from LOW Level
Output Disable Time from HIGH Level
Min
Limits
Typ
9.0
12
12
12
15
20
15
10
Max
14
18
18
18
23
30
25
18
Unit
ns
ns
ns
ns
ns
ns
Test Conditions
CL = 45 pF,
RL = 667
CL = 5.0 pF,
RL = 667
http://onsemi.com
3

No Preview Available !

SN74LS240, SN74LS244
AC WAVEFORMS
VIN
VOUT
1.3 V
tPLH
1.3 V
Figure 1.
1.3 V
tPHL
1.3 V
VIN
VOUT
1.3 V
tPHL
1.3 V
1.3 V
tPLH
1.3 V
Figure 2.
TO OUTPUT
UNDER TEST
VCC
RL
SW1
5 k
CL* SW2
VE
VE
VOUT
1.3 V
tPZL
1.3 V
Figure 3.
1.3 V
tPLZ
0.5 V
1.3 V
VOL
VE
VE
VOUT
1.3 V
tPZH
1.3 V
Figure 4.
1.3 V
tPHZ
VOH
1.3 V
0.5 V
SWITCH POSITIONS
SYMBOL
SW1
SW2
tPZH
tPZL
tPLZ
tPHZ
Open
Closed
Closed
Closed
Closed
Open
Closed
Closed
Figure 5.
http://onsemi.com
4

No Preview Available !

–A–
20
1
–T–
SEATING
PLANE
E
GF
SN74LS240, SN74LS244
PACKAGE DIMENSIONS
N SUFFIX
PLASTIC PACKAGE
CASE 738–03
ISSUE E
11
B
10
C
K
N
D 20 PL
0.25 (0.010) M T A M
L
M
J 20 PL
0.25 (0.010) M
TBM
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD
FLASH.
INCHES
MILLIMETERS
DIM MIN MAX MIN MAX
A 1.010 1.070 25.66 27.17
B 0.240 0.260 6.10 6.60
C 0.150 0.180 3.81 4.57
D 0.015 0.022 0.39 0.55
E 0.050 BSC
1.27 BSC
F 0.050 0.070 1.27 1.77
G 0.100 BSC
2.54 BSC
J 0.008 0.015 0.21 0.38
K 0.110 0.140 2.80 3.55
L 0.300 BSC
7.62 BSC
M 0_ 15_ 0_ 15_
N 0.020 0.040 0.51 1.01
http://onsemi.com
5