IBM25PPC405CR.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 IBM25PPC405CR 데이타시트 다운로드

No Preview Available !

PowerPC 405CR Embedded Controller Data Sheet
Features
• IBM PowerPCTM 405 32-bit RISC processor
core operating up to 266MHz
- Memory Management Unit
- 16KB instruction and 8KB data caches
- Multiply-Accumulate (MAC) function,
including fast multiply unit
- Programmable Timers
- Supports JTAG for board level testing
• PC-100 Synchronous DRAM (SDRAM)
interface operating up to 133MHz
- 32-bit interface for non-ECC applications
- 40-bit interface serves 32 bits of data plus 8
check bits for ECC applications
• External Peripheral Bus
- Flash ROM/Boot ROM interface
- Direct support for 8-, 16-, or 32-bit SRAM
and external peripherals
- Up to eight devices
- External Mastering supported
• DMA support for external peripherals, internal
UART and memory
- Scatter-gather chaining supported
- Four channels
• Programmable Interrupt Controller supports
interrupts from a variety of sources
- Supports 7 external and 10 internal
interrupts
- Edge triggered or level-sensitive
- Positive or negative active
- Non-critical or critical interrupt to processor
core
- Programmable critical interrupt priority
ordering
- Programmable critical interrupt vector for
faster vector processing
• Two serial ports (16550 compatible UART)
• One IIC (I2C) interface
• General Purpose I/O (GPIO) available
• Internal Processor Local Bus (PLB) runs at
SDRAM interface frequency
Description
The IBM PowerPC 405CRTM is a 32-bit RISC
The PPC405CR employs the IBM CoreConnectTM
embedded controller. High performance, peripheral bus architecture. This architecture, as implemented
integration, and low cost make the device ideal for
on the PPC405CR, consists of a 64-bit, 100-MHz
wired communications, network printers, and other Processor Local Bus (PLB) and a 32-bit, 50-MHz
computing applications.
On-Chip Peripheral Bus (OPB).High-performance
mThis device is an easy upgrade for systems based
oon PowerPC 403xx embedded processors, while
.cproviding a base for custom chip designs.
uThe controller is powered by a PPC405 embedded
t4core. This core tightly couples a 266-MHz CPU,
eMMU, I- and D-cache, and debug logic. Fine-tuning
eof the core reduces data transfer overhead,
hminimizes pipeline stalls, and greatly improves
sperformance.
peripherals attach to the PLB; and less
performance-critical peripherals attach to the OPB.
Technology: IBM CMOS SA12E 0.25 µm
(0.18 µm Leff)
Package: 27mm, 316-ball enhanced plastic ball grid
array (E-PBGA)
Power (estimated): Typical 0.9W, Maximum 2.0W
.data While the information contained herein is believed to be accurate, such information is preliminary, and should not be
www relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.
1

No Preview Available !

PowerPC 405CR Embedded Controller Data Sheet
Contents
Ordering and PVR Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Address Map Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
SDRAM Memory Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
External Peripheral Bus Controller (EBC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
DMA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
IIC Bus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
General Purpose IO (GPIO) Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Universal Interrupt Controller (UIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Pin Lists . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Spread Spectrum Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Strapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figures
PPC405CR Embedded Controller Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
27mm, 316-Ball E-PBGA Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Input Setup and Hold Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Output Delay and Float Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2

No Preview Available !

PowerPC 405CR Embedded Controller Data Sheet
Tables
SysMem Memory Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DCR Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Signals Listed Alphabetically . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Signals Listed by Ball Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Pin Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Signal Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Package Thermal Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Recommended DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
SysClk and MemClk Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Peripheral Interface Clock Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
I/O Specifications—All . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
I/O Specifications—200MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
I/O Specifications—266MHz (Preliminary) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Strapping Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3

No Preview Available !

PowerPC 405CR Embedded Controller Data Sheet
Ordering and PVR Information
Product Name
Order Part Number1
Processor
Frequency
Package
Rev
Level
PVR Value
JTAG ID
PPC405CR IBM25PPC405CR-3BB200C 200MHz 27mm, 316 E-PBGA
B
0x40110041
0x22051049
PPC405CR IBM25PPC405CR-3BB200CZ 200MHz 27mm, 316 E-PBGA
B
0x40110041
0x22051049
PPC405CR IBM25PPC405CR-3BB266C 266MHz 27mm, 316 E-PBGA
B
0x40110041
0x22051049
PPC405CR IBM25PPC405CR-3BB266CZ 266MHz 27mm, 316 E-PBGA
B
0x40110041
0x22051049
Note 1: Z at the end of the Order Part Number indicates a tape and reel shipping package. Otherwise, the chips are shipped in a tray.
This section provides the part numbering nomenclature for the PPC405CR. For availability, contact your local
IBM sales office.
The part number contains a part modifier. This modifier provides for identification of future enhancements (for
example, higher performance).
Each part number also contains a revision code. This refers to the die mask revision number and is specified
in the part numbering scheme for identification purposes only.
The PVR (Processor Version Register) is software accessible and contains additional information about the
revision level of the part. Refer to the PPC405CR User’s Manual for details on the register content.
IBM Part Number Key
IBM25PPC405CR-3BB200Cx
IBM Part Number
Grade 3 Reliability
Package (E-PBGA)
Shipping Package*
Case Temperature Range
(-40°C to +85°C)
Processor Speed
Revision Level
* Blank = Tray
Z = Tape and reel
4

No Preview Available !

PowerPC 405CR Embedded Controller Data Sheet
PPC405CR Embedded Controller Functional Block Diagram
Universal
Interrupt
Controller
Clock
Control
Reset
Power
Mgmt
Timers
MMU
PPC405
Processor Core
8KB
D-Cache
JTAG
DCU
Trace
ICU
DCR Bus
DCRs
*Serial
Clock
GPIO IIC UART UART
16KB
I-Cache
Arb On-chip Peripheral Bus (OPB)
DMA
Controller
(4-Channel)
OPB
Bridge
* See Peripheral Interface
Clock Timings table
Processor Local Bus (PLB)
Code
Decompression
(CodePack)
SDRAM
Controller
133MHz max
- 13-bit addr
- 32-bit data
External
Bus
Controller
External
Bus Master
Controller
66MHz max
- 32-bit addr
- 32-bit data
The PPC405CR is designed using the IBM Microelectronics Blue LogicTM methodology in which major
functional blocks are integrated together to create an application-specific ASIC product. This approach
provides a consistent way to create complex ASICs using IBM CoreConnectTM Bus Architecture.
Note: IBM CoreConnect busses provide:
• 64-bit PLB interfaces up to 133MHz
• 32-bit OPB interfaces up to 66MHz
5