CS4280.pdf 데이터시트 (총 24 페이지) - 파일 다운로드 CS4280 데이타시트 다운로드

No Preview Available !

CS4280
Preliminary Product Bulletin
FEATURES
s Full DOS Games Compatibility via PC/PCI, DDMA,
and CrystalClear Legacy Support™
s PCI Version 2.1 Bus Master
s PC’97 and PC’98 Compliance (and compliance
with preliminary PC ’99)
s MPU-401 interface, FM synthesizer, and Game
Port
s Full Duplex Operation
s Hardware Volume Control
s Win 95®, 98 (WDM), WinNT® 4.0, WinNT 5.0 (WDM)
Drivers
s Pin-compatible Upgrade Path to CS4614, CS4622
and CS4624 with Common Software Stack
s Advanced Power Management (PPMI)
s Asynchronous Digital Serial Interface (ZV Port)
s Digital Docking Solution with AC97 2.0 Codec
CrystalClear™ PCI
Audio Interface
DESCRIPTION
The CS4280 is a PCI audio controller with integrat-
ed legacy games support suitable for desktop and
notebook PC designs. When combined with driver
software and an AC ’97 codec such as the
CS4297, this device provides a complete high
quality audio solution. Legacy compatibility is
achieved via PC-PCI, DDMA, and CrystalClear
Legacy Support. The product includes an integrat-
ed FM synthesizer and Plug-and-Play interface. In
addition, the CS4280 offers hardware volume con-
trol and power management features. WDM
drivers provide support for Windows 98 and Win-
dows NT. When used with the CS4297, the
CS4280 is fully compliant with Microsoft’s PC ’98
audio requirements. In the 100-pin MQFP pack-
age, the CS4280 is pin-compatible with the
CS4614, and the 128-pin TQFP package is a pin
compatible subset of the CS4622/24.
ORDERING INFORMATION
CS4280-CM 100-pin MQFP 20x14x3.07 mm
CS4280-CQ 128-pin TQFP 20x14x1.60 mm
CS4280
PCI
PCI Bus Interface
DMA
Engine
Mixer SRC
Controller
Interrupt
Control
MIDI &
Joystick
Support
I/O Register Array
PLL &
Clock
Control
CS4297
DS300PP1
CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN MAY 26, 9:03 AM
Copyright © Cirrus Logic, Inc. 1998
(All Rights Reserved)
MAY ‘98

No Preview Available !

CS4280
CrystalClear™ PCI Audio Interface
ABSOLUTE MAXIMUM RATINGS
(PCIGND = CGND = CRYGND = 0 V, all voltages with respect to 0 V)
Power Supplies
Parameter
Total Power Dissipation
Input Current per Pin, DC (Except supply pins)
Output current per pin, DC
Input voltage
Ambient temperature (power applied)
Storage temperature
Symbol
PCIVDD
CVDD
CRYVDD
VDD5REF
(Note 1)
(Note 2)
(Note 3)
Min
-
-
-
-
-
-
-
-0.3
-45
-55
Typ Max
- 4.6
- 4.6
- 4.6
- 5.5
- 1.5
- 10
- 10
- 5.75
- 85
- 150
Unit
V
V
V
V
W
mA
mA
V
°C
°C
Notes: 1. Includes all power generated by AC and/or DC output loading.
2. The power supply pins are at recommended maximum values.
3. At ambient temperatures above 70° C, total power dissipation must be limited to less than 0.4 Watts.
WARNING: Operation beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(PCIGND = CGND = CRYGND = 0 V, all voltages with respect to 0 V)
Power Supplies
Parameter
Operating Ambient Temperature
Symbol Min Typ Max
PCIVDD
CVDD
3
3
3.3 3.6
3.3 3.6
CRYVDD 3
3.3 3.6
VDD5REF 4.75 5 5.25
TA 0 25 70
Unit
V
V
V
V
°C
Specifications are subject to change without notice.
CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN MAY 26, 9:03 AM
2 DS300PP1

No Preview Available !

CS4280
CrystalClear™ PCI Audio Interface
AC CHARACTERISTICS (PCI SIGNAL PINS ONLY) (TA = 70° C; PCIVDD = CVDD =
CRYVDD = 3.3 V; VDD5REF = 5 V; PCIGND = CGND = CRYGND = 0 V; Logic 0 = 0 V, Logic 1 = 3.3 V; Reference
levels = 1.4 V; unless otherwise noted; (Note 4))
Parameter
Switching Current High
Switching Current Low
Low Clamp Current
(Note 5)
0 < Vout < 1.4
1.4 < Vout < 2.4
3.1 < Vout < 3.3
(Note 5)
Vout > 2.2
2.2 > Vout > 0.55
0.71 > Vout > 0
-5 < Vin < -1
Output rise slew rate
Output fall slew rate
0.4 V - 2.4 V load
2.4 V - 0.4 V load
(Note 6)
(Note 6)
Symbol
IOH
IOL
ICL
slewr
slewf
Min
-44
44 + -V----o----u---t--------1---.--4--
0.024
-
95
Vout/0.023
-
25
+
V-----i--n----+-----1--
0.015
1
1
Max
-
-
(Note 7)
-
-
(Note 8)
-
5
5
Unit
mA
mA
mA
mA
mA
V/ns
V/ns
Notes: 4. Specifications guaranteed by characterization and not production testing.
5. Refer to V/I curves in Figure 1. Specification does not apply to PCICLK and RST# signals. Switching
CurrentHighspecificationdoesnotapplytoSERR#,PME#,CLKRUN#,andINTA#whichareopendrainoutputs.
6. Cumulative edge rate across specified range. Rise slew rates do not apply to open drain outputs.
7. Equation A: IOH = 11.9 * (Vout - 5.25) * (Vout + 2.45) for 3.3 V > Vout > 3.1 V
8. Equation B: IOL = 78.5 * Vout * (4.4 - Vout) for 0 V < Vout < 0.71 V
voltage
3.3
Pull Up
2.4
DC
drive point
1.4
voltage
3.3
test
point
2.2
AC drive
point
Pull Down
DC drive
point
AC drive
point
-2 -44 Current (mA) -176
0.55
3, 6
test
point
95 Current (mA) 380
Equation A:
IOH = 11.9*(Vout-5.25)*(Vout+2.45)
for 3.3V > Vout > 3.1V
Equation B:
IOL = 78.5*Vout*(4.4-Vout)
for 0V < Vout < 0.71V
Figure 1. AC Characteristics
DS300PP1
CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN MAY 26, 9:03 AM
3

No Preview Available !

CS4280
CrystalClear™ PCI Audio Interface
DC CHARACTERISTICS (TA = 70° C; PCIVDD = CVDD = CRYVDD = 3.3 V; VDD5REF = 5 V;
PCIGND = CGND = CRYGND = 0 V; all voltages with respect to 0 V unless otherwise noted)
Parameter
PCI Interface Signal Pins
High level input voltage
Low level input voltage
High level output voltage
Iout = -2 mA
Low level output voltage
Iout = 3 mA, 6 mA (Note 9)
High level leakage current
Vin = 2.7 V
(Note 10)
Low level leakage current
Vin = 0.5 V(Note 10)
Non-PCI Interface Signal Pins
High level output voltage
Iout = -4 mA
(Note 11)
Low level output voltage
Iout = 4 mA
High level leakage current
Vin = 5.25 V
Low level leakage current
Vin = 0
Symbol
VIH
VIL
VOH
VOL
IIH
IIL
VOH
VOL
IIH
IIL
Min
2
-0.5
2.4
-
-
-
2.4
-
-
-
Typ Max
- 5.75
- 0.8
--
- 0.55
- 70
- -70
--
- 0.4
- 10
- -10
Unit
V
V
V
V
µA
µA
V
V
µA
µA
Parameter
Power Supply Pins (Outputs Unloaded)
Power Supply Current: VDD5REF
PCIVDD/CVDD/CRYVDD Total
Low Power Mode Supply Current
Min Typ Max
(Notes 4)
-
-
-
0.6 -
164 TBD
10 -
Unit
mA
mA
mA
Notes: 9. The following signals are tested to 6 mA: FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#,
PERR#, and INTA#. All other PCI interface signals are tested to 3 mA.
10. Input leakage currents include hi-Z output leakage for all bi-directional buffers with three-state outputs.
11. For open drain pins, high level output voltage is dependent on external pull-up used and number of
attached gates.
CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN MAY 26, 9:03 AM
4 DS300PP1

No Preview Available !

CS4280
CrystalClear™ PCI Audio Interface
PCI INTERFACE PINS (TA = 0 to 70° C; PCIVDD = CVDD = CRYVDD = 3.3 V; VDD5REF = 5 V;
PCIGND = CGND = CRYGND = 0 V; Logic 0 = 0 V, Logic 1 = 3.3 V; Timing reference levels = 1.4 V)
Parameter
PCICLK cycle time
PCICLK high time
PCICLK low time
PCICLK to signal valid delay - bused signals
PCICLK to signal valid delay - point to point
Float to active delay
(Note 12)
Active to Float delay
(Note 12)
Input Set up Time to PCICLK - bused signals
Input Set up Time to PCICLK - point to point
Input hold time for PCICLK
Reset active time after PCICLK stable
(Note 13)
Reset active to output float delay
(Notes 12, 13, 14)
Symbol
tcyc
thigh
tlow
tval
tval(p+p)
ton
toff
tsu
tsu(p+p)
th
trst-clk
trst-off
Min
30
11
11
2
2
2
-
7
10, 12
0
100
-
Max
-
-
-
11
12
-
28
-
-
-
-
40
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
Notes: 12. For Active/Float measurements, the Hi-Z or “off” state is when the total current delivered is less than or
equal to the leakage current. Specification is guaranteed by design, not production tested.
13. RST# is asserted and de-asserted asynchronously with respect to PCICLK.
14. All output drivers are asynchronously floated when RST# is active.
PCICLK
RST#
t rst-clk
OUTPUTS
Hi-Z
OUTPUTS
Valid
t on
t val
t off
t rst-off
tsu t h
INPUTS
Valid
Input
Figure 2. PCI Timing Measurement Conditions
DS300PP1
CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN MAY 26, 9:03 AM
5