MX23L12854.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 MX23L12854 데이타시트 다운로드

No Preview Available !

www.DataSheet4U.com
FEATURES
• 128Mbit of Mask ROM
• 3.0 to 3.6V Single Supply Voltage
• SPI Bus Compatible Serial Interface
• 50MHz Clock Rate (maximum)
MX23L12854
128M-BIT Low Voltage, Serial Mask ROM Memory with
50MHz SPI Bus Interface
DESCRIPTION
The MX23L12854 is a 128Mbit (16M x 8) Serial Mask ROM
accessed by a high speed SPI-compatible bus.
PIN CONFIGURATIONS
16-PIN SOP (300 mil)
HOLD#
VCC
NC
NC
NC
NC
S#
Q
1
2
3
4
5
6
7
8
16 C
15 D
14 NC
13 NC
12 NC
11 NC
10 VSS
9 NC
PIN DESCRIPTION
SYMBOL
C
D
Q
S#
DataSheet4U.com
HOLD#
VCC
VSS
DESCRIPTION
Serial Clock
Serial Data Input
Serial Data Output
Chip Select
Hold
Supply Voltage
Ground
Note:
1. NC=No Connection
2. See page 16 (onwards) for package dimensions, and
how to identify pin-1.
ORDER INFORMATION
Part No.
MX23L12854MC-20G
Speed
20ns
Package
16-SOP
Remark
Pb-free
DataShee
DataSheet4U.com
P/N: PM1141
DataSheet4 U .com
REV. 1.1, MAY. 04, 2005
1

No Preview Available !

www.DataSheet4U.com
MEMORY ORGANIZATION
The memory is organized as:
- 16M bytes (8 bits each)
BLOCK DIAGRAM
MX23L12854
et4U.com
HOLD#
S#
C
D
Q
Control Logic
Address Register
and Counter
I/O Shift Register
512 Byte
Data Buffer
DataSheet4U.com
DataShee
Size of the
read-only
memory area
X Decoder
DataSheet4U.com
P/N: PM1141
DataSheet4 U .com
REV. 1.1, MAY. 04, 2005
2

No Preview Available !

www.DataSheet4U.com
MX23L12854
SIGNAL DESCRIPTION
Serial Data Output (Q). This output signal is used to
transfer data serially out of the device. Data is shifted out
on the falling edge of Serial Clock (C).
Serial Data Input (D). This input signal is used to transfer
data serially into the device. It receives instructions,
addresses, and the data to be programmed. Values are
latched on the rising edge of Serial Clock (C).
Serial Clock (C). This input signal provides the timing of
the serial interface. Instructions, addresses, or data
present at Serial Data Input (D) are latched on the rising
edge of Serial Clock (C). Data on Serial Data Output (Q)
changes after the falling edge of Serial Clock (C).
Chip Select (S#). When this input signal is High, the
device is deselected. Driving Chip Select (S#) Low ena-
bles the device, placing it in the active power mode.
After Power-up, a falling edge on Chip Select (S#) is
required prior to the start of any instruction.
Hold (HOLD#). The Hold (HOLD#) signal is used to pause
any serial communications with the device without
deselecting the device.
During the Hold condition, the Serial Data Output (Q) is high
impedance, and Serial Data Input (D) and Serial Clock (C)
are Don't Care.
To start the Hold condition, the device must be selected,
with Chip Select (S#) driven Low.
et4U.com
DataSheet4U.com
DataShee
DataSheet4U.com
P/N: PM1141
DataSheet4 U .com
REV. 1.1, MAY. 04, 2005
3

No Preview Available !

www.DataSheet4U.com
MX23L12854
SPI MODES
These devices can be driven by a microcontroller with its
SPI peripheral running in either of the two following modes:
- CPOL=0, CPHA=0
- CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising
edge of Serial Clock (C), and output data is available from
the falling edge of Serial Clock (C).
The difference between the two modes, as shown in Figure
2, is the clock polarity when the bus master is in Stand-by
mode and not transferring data:
- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)
Figure 1. Bus Master and Memory Devices on the SPI Bus
et4U.com
SPI Interface with
(CPOL, CPHA) =
(0, 0) or (1, 1)
Bus Master
(ST6, ST7, ST9,
ST10, Others)
SDO
SDI
SCK
CS3 CS2 CS1
CQD
CQD
CQD
SPI Memory
Device
SPI Memory
Device
DataSheet4U.com
S# HOLD# S# HOLD#
SPI Memory
Device
S# HOLD#
DataShee
Note: 1. Hold (HOLD#) signals should be driven, High or Low as appropriate.
Figure 2. SPI Modes Supported
CPOL CPHA
00
C
11
C
D
DataSheet4U.com
Q
P/N: PM1141
DataSheet4 U .com
MSB
MSB
4
REV. 1.1, MAY. 04, 2005

No Preview Available !

www.DataSheet4U.com
MX23L12854
OPERATING FEATURES
et4U.com
Active Power, Stand-by Power
The Hold condition starts on the falling edge of the Hold
(HOLD) signal, provided that this coincides with Serial
When Chip Select (S#) is Low, the device is enabled, and Clock (C) being Low (as shown in Figure 3).
in the Active Power mode. When Chip Select (S#) is High,
the device is disabled, but could remain in the Active The Hold condition ends on the rising edge of the Hold
Power mode until all internal cycles have completed. The (HOLD#) signal, provided that this coincides with Serial
device then goes in to the Stand-by Power mode. The Clock (C) being Low.
device consumption drops to ICC1 .
If the falling edge does not coincide with Serial Clock (C)
Protection Modes
being Low, the Hold condition starts after Serial Clock (C)
next goes Low. Similarly, if the rising edge does not
The environments where non-volatile memory devices are coincide with Serial Clock (C) being Low, the Hold condi-
used can be very noisy. No SPI device can operate tion ends after Serial Clock (C) next goes Low. (This is
correctly in the presence of excessive noise. To help shown in Figure 2).
combat this, the MX23L12854 boasts the following data
protection mechanisms:
During the Hold condition, the Serial Data Output (Q) is
high impedance, and Serial Data Input (D) and Serial Clock
- Power-On Reset and an internal timer (tPUW) can provide (C) are Don't Care.
protection against inadvertant changes while the power
supply is outside the operating specification.
Normally, the device is kept selected, with Chip Select
(S#)
tion.
driven Low, for the whole duration of the Hold condi-
This is to ensure that the state of the internal logic
DataShee
Hold Condition
DataSheet4Urc.ecomonmdaiitniosnu.nchanged from the moment of entering the Hold
The Hold (HOLD#) signal is used to pause any serial
communications with the device without resetting the
clocking sequence.
To enter the Hold condition, the device must be selected,
with Chip Select (S#) Low.
If Chip Select (S#) goes High while the device is in the Hold
condition, this has the effect of resetting the internal logic
of the device. To restart communication with the device,
it is necessary to drive Hold (HOLD#) High, and then to
drive Chip Select (S#) Low. This prevents the device from
going back to the Hold condition.
Figure 3. Hold Condition Activation (for data output only)
C
HOLD#
Q Q0
Q2
Q1
Q2
Q3
Q4
Q5
DataSheet4U.com
P/N: PM1141
DataSheet4 U .com
C
HOLD#
Q Q0
Q2
Q1
Q2
Q3
5
Q4
Q5
Q6
REV. 1.1, MAY. 04, 2005