ISL6251A.pdf 데이터시트 (총 20 페이지) - 파일 다운로드 ISL6251A 데이타시트 다운로드

No Preview Available !

www.DataSheet4U.com
®
Data Sheet
ISL6251, ISL6251A
April 22, 2005
FN9202.0
Low Cost Multi-Chemistry Battery
Charger Controller
The ISL6251, ISL6251A is a highly integrated battery
charger controller for Li-Ion/Li-Ion polymer batteries and
NiMH batteries. High Efficiency is achieved by a
synchronous buck topology and the use of a MOSFET,
instead of a diode, for selecting power from the adapter or
battery. The low side MOSFET emulates a diode at light
loads to improve the light load efficiency and prevent system
bus boosting.
The constant output voltage can be selected for 2, 3 and 4
series Li-Ion cells with 0.5% accuracy over temperature. It
can be also programmed between 4.2V+5%/cell and
4.2V-5%/cell to optimize battery capacity. When supplying
the load and battery charger simultaneously, the input
current limit for the AC adapter is programmable to within
3% accuracy to avoid overloading the AC adapter, and to
allow the system to make efficient use of available adapter
power for charging. It also has a wide range of
programmable charging current. The ISL6251, ISL6251A
provides outputs that are used to monitor the current drawn
from the AC adapter, and monitor for the presence of an AC
adapter. The ISL6251, ISL6251A automatically transitions
from regulating current mode to regulating voltage mode.
Ordering Information
PART
NUMBER
TEMP
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6251HRZ
(Notes 1, 2)
-10 to 100 28 Ld 5x5 QFN L28.5×5
(Pb-free)
ISL6251HAZ
(Notes 1, 2)
-10 to 100 24 Ld QSOP
(Pb-free)
M24.15
ISL6251AHRZ -10 to 100 28 Ld 5x5 QFN L28.5×5
(Notes 1, 2)
(Pb-free)
ISL6251AHAZ
(Notes 1, 2)
-10 to 100 24 Ld QSOP
(Pb-free)
M24.15
NOTES:
1. Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak
reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
2. Add “-T” for Tape and Reel.
Features
• ±0.5% Charge Voltage Accuracy (-10°C to 100°C)
• ±3% Accurate Input Current Limit
• ±5% Accurate Battery Charge Current Limit
• ±25% Accurate Battery Trickle Charge Current Limit
(ISL6251A)
• Programmable Charge Current Limit, Adapter Current
Limit and Charge Voltage
• Fixed 300kHz PWM Synchronous Buck Controller with
Diode Emulation at Light Load
• Output for Current Drawn from AC Adapter
• AC Adapter Present Indicator
• Fast Input Current Limit Response
• Input Voltage Range 7V to 25V
• Support 2, 3 and 4 Cells Battery Pack
• Up to 17.64V Battery-Voltage Set Point
• Thermal Shutdown
• Support Pulse Charging
• Less than 10µA Battery Leakage Current
• Charge Any Battery Chemistry: Li-Ion, NiCd, NiMH, etc.
• Pb-Free Available (RoHS Compliant)
Applications
• Notebook, Desknote and Sub-notebook Computers
• Personal Digital Assistant
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

www.DataSheet4U.com
ISL6251, ISL6251A
Pinouts
ISL6251, ISL6251A
(28 LD QFN)
TOP VIEW
ISL6251, ISL6251A
(24 LD QSOP)
TOP VIEW
28 27 26 25 24 23 22
EN 1
21 CSOP
CELLS 2
20 CSIN
ICOMP 3
19 CSIP
VCOMP 4
18 NA
ICM 5
17 NA
VREF 6
16 PHASE
CHLIM 7
15 UGATE
8 9 10 11 12 13 14
VDD
ACSET
EN
CELLS
ICOMP
VCOMP
ICM
VREF
CHLIM
ACLIM
VADJ
GND
1
2
3
4
5
6
7
8
9
10
11
12
24 DCIN
23 ACPRN
22 CSON
21 CSOP
20 CSIN
19 CSIP
18 PHASE
17 UGATE
16 BOOT
15 VDDP
14 LGATE
13 PGND
2 FN9202.0
April 22, 2005

No Preview Available !

www.DataSheet4U.com
ISL6251, ISL6251A
Absolute Maximum Ratings
DCIN, CSIP, CSON to GND. . . . . . . . . . . . . . . . . . . . . -0.3V to +28V
CSIP-CSIN, CSOP-CSON . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V
PHASE to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -7V to 30V
BOOT to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +35V
BOOT-PHASE, VDD-GND, VDDP-PGND,
ACPRN to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 7V
ACSET to GND (Note 3) . . . . . . . . . . . . . . . . . . -0.3V to VDD+0.3V
ICM, ICOMP, VCOMP to GND. . . . . . . . . . . . . . -0.3V to VDD+0.3V
ACLIM, CHLIM, VREF, CELLS to GND . . . . . . . -0.3V to VDD+0.3V
EN, VADJ, PGND to GND . . . . . . . . . . . . . . . . . .-0.3V to VDD+0.3V
UGATE. . . . . . . . . . . . . . . . . . . . . . . . . PHASE-0.3V to BOOT+0.3V
LGATE . . . . . . . . . . . . . . . . . . . . . . . . . . PGND-0.3V to VDDP+0.3V
Thermal Information
Thermal Resistance
θJA(°C/W) θJC (°C/W)
QFN Package (Notes 4, 6). . . . . . . . . .
39
9.5
QSOP Package (Note 5) . . . . . . . . . . .
88
N/A
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Level 2
Junction Temperature Range. . . . . . . . . . . . . . . . . .-10°C to +150°C
Operating Temperature Range . . . . . . . . . . . . . . . .-10°C to +100°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . . +300°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
3. When the voltage across ACSET is below 0V, the current through ACSET should be limited to less than 1mA.
4. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379.
5. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
6. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V,
BOOT-PHASE=5.0V, GND=PGND=0V, CVDD=1µF, IVDD=0mA, TA=-10°C to +100°C, TJ 125°C, unless
otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SUPPLY AND BIAS REGULATOR
DCIN Input Voltage Range
7 25 V
DCIN Quiescent Current
EN=VDD or GND, 7V DCIN 25V
1.4 3 mA
Battery Leakage Current (Note 7)
DCIN=0, no load
3 10 µA
VDD Output Voltage/Regulation
VDD Undervoltage Lockout Trip Point
7V DCIN 25V, 0 IVDD 30mA
VDD Rising
4.925
4.0
5.075
4.4
5.225
4.6
V
V
Hysteresis
200 250 400 mV
Reference Output Voltage VREF
0 IVREF 300mA
2.365 2.39 2.415
Battery Charge Voltage Accuracy
CSON=16.8V, CELLS=VDD, VADJ=Float
-0.5
0.5
V
%
CSON=12.6V, CELLS=GND, VADJ=Float
-0.5
0.5 %
CSON=8.4V, CELLS=Float, VADJ=Float
-0.5
0.5 %
CSON=17.64V, CELLS=VDD, VADJ=VREF
-0.5
0.5 %
CSON=13.23V, CELLS=GND, VADJ=VREF
-0.5
0.5 %
CSON=8.82V, CELLS=Float, VADJ=VREF
-0.5
0.5 %
CSON=15.96V, CELLS=VDD, VADJ=GND
-0.5
0.5 %
CSON=11.97V, CELLS=GND, VADJ=GND
-0.5
0.5 %
CSON=7.98V, CELLS=Float, VADJ=GND
-0.5
0.5 %
TRIP POINTS
ACSET Threshold
1.24 1.26 1.28
V
ACSET Input Bias Current Hysteresis
2.2 3.4 4.4 µA
ACSET Input Bias Current
ACSET 1.27V
2.2 3.4 4.4 µA
ACSET Input Bias Current
ACSET < 1.27V
-1 0
1 µA
3 FN9202.0
April 22, 2005

No Preview Available !

www.DataSheet4U.com
ISL6251, ISL6251A
Electrical Specifications
DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V,
BOOT-PHASE=5.0V, GND=PGND=0V, CVDD=1µF, IVDD=0mA, TA=-10°C to +100°C, TJ 125°C, unless
otherwise noted. (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
OSCILLATOR
Frequency
245 300 355 kHz
PWM Ramp Voltage (peak-peak)
CSIP=18V
1.6 V
CSIP=11V
1V
SYNCHRONOUS BUCK REGULATOR
Maximum Duty Cycle
97 99 99.6 %
UGATE Pull-up Resistance
BOOT-PHASE=5V, 500mA source current
1.8 3.0
UGATE Source Current
BOOT-PHASE=5V, BOOT-UGATE=2.5V
1.0
A
UGATE Pull-down Resistance
BOOT-PHASE=5V, 500mA sink current
1.0 1.8
UGATE Sink Current
BOOT-PHASE=5V, UGATE-PHASE=2.5V
1.8
A
LGATE Pull-up Resistance
VDDP-PGND=5V, 500mA source current
1.8 3.0
LGATE Source Current
VDDP-PGND=5V, VDDP-LGATE=2.5V
1.0
A
LGATE Pull-down Resistance
VDDP-PGND=5V, 500mA sink current
1.0 1.8
LGATE Sink Current
VDDP-PGND=5V, LGATE=2.5V
1.8 A
CHARGING CURRENT SENSING AMPLIFIER
Input Common Mode Range
0 18 V
Input Offset Voltage
Guarantee by design
-2.5 0
2.5 mV
Input Bias Current at CSOP
0 < CSOP < 18V
0.25 2
µA
Input Bias Current at CSON
0 < CSON < 18V
75 100 µA
CHLIM Input Voltage Range
0 3.6 V
CSOP to CSON Full-Scale Current
Sense Voltage
ISL6251: CHLIM=3.3V
ISL6251A, CHLIM=3.3V
157 165 173 mV
160 165 170 mV
ISL6251: CHLIM=2.0V
95 100 105 mV
ISL6251A: CHLIM=2.0V
97 100 103 mV
ISL6251: CHLIM=0.2V
5.0 10 15.0 mV
ISL6251A: CHLIM=0.2V
7.5 10 12.5 mV
CHLIM Input Bias Current
CHLIM=GND or 3.3V, DCIN=0V
-1
1 µA
CHLIM Power-Down Mode Threshold CHLIM rising
Voltage
80 88 95 mV
CHLIM Power-Down Mode Hysteresis
Voltage
15 25 40 mV
ADAPTER CURRENT SENSING AMPLIFIER
Input Common-Mode Range
7 25 V
Input Offset Voltage
Guarantee by design
-2 2 mV
Input Bias Current at CSIP & CSIN
Combined
CSIP=CSIN=25V
100 130 µA
Input Bias Current at CSIN
0 < CSIN < DCIN Guaranteed by design
0.10 1
µA
4 FN9202.0
April 22, 2005

No Preview Available !

www.DataSheet4U.com
ISL6251, ISL6251A
Electrical Specifications
DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V,
BOOT-PHASE=5.0V, GND=PGND=0V, CVDD=1µF, IVDD=0mA, TA=-10°C to +100°C, TJ 125°C, unless
otherwise noted. (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
ADAPTER CURRENT LIMIT THRESHOLD
CSIP to CSIN Full-Scale Current Sense ACLIM=VREF
Voltage
ACLIM=Float
97 100 103 mV
72 75 78 mV
ACLIM=GND
47 50 53 mV
ACLIM Input Bias Current
ACLIM=VREF
10 16 20 µA
ACLIM=GND
-20 -16 -10 µA
VOLTAGE REGULATION ERROR AMPLIFIER
Error Amplifier Transconductance from CELLS=VDD
CSON to VCOMP
30 µA/V
CURRENT REGULATION ERROR AMPLIFIER
Charging Current Error Amplifier
Transconductance
50 µA/V
Adapter Current Error Amplifier
Transconductance
50 µA/V
BATTERY CELL SELECTOR
CELLS Input Voltage for 4 Cell Select
4.3 V
CELLS Input Voltage for 3 Cell Select
2V
CELLS Input Voltage for 2 Cell Select
2.1 4.2 V
LOGIC INTERFACE
EN Input Voltage Range
0
VDD
V
EN Threshold Voltage
Rising
1.030 1.06 1.100
V
Falling
0.985
1.000
1.025
V
Hysteresis
30 60 90 mV
EN Input Bias Current
EN=2.5V
1.8 2.0 2.2 µA
ACPRN Sink Current
ACPRN=0.4V
3 8 11 mA
ACPRN Leakage Current
ACPRN=5V
-0.5 0.5 µA
ICM Output Accuracy
(Vicm=19.9(Vcsip-Vsin))
CSIP-CSIN=100mV
CSIP-CSIN=75mV
-3 0
+3 %
-4 0 +4 %
CSIP-CSIN=50mV
-5 0 +5 %
Thermal Shutdown Temperature
150 °C
Thermal Shutdown Temperature
Hysteresis
25 °C
NOTE:
7. This is the sum of currents in these pins (CSIP, CSIN, BOOT, UGATE, PHASE, CSOP, CSON) all tied to 16.8V. No current in pins EN, ACSET,
VADJ, CELLS, ACLIM, CHLIM.
5 FN9202.0
April 22, 2005