AT97SC3203.pdf 데이터시트 (총 8 페이지) - 파일 다운로드 AT97SC3203 데이타시트 다운로드

No Preview Available !

Features
Compliant with Trusted Computing Group (TCG) Trusted Platform Module (TPM) Main
Specification Version 1.2
Compliant with TCG PC Client Specific TPM Interface Specification Version 1.2
Single Chip Turnkey Solution
Hardware Asymmetric Crypto Engine
2048 RSA Sign in 500 ms
AVR® RISC Microprocessor
33 MHz LPC (Low Pin Count) Bus for Easy PC Interface
Secure Hardware and Firmware Design
True Random Number Generator (RNG) – FIPS 140.2 compliant
Secure Real-time Clock Option
3.3V ±10% Supply Voltage
28-lead TSSOP Package or 40-lead QFN Package
0–70°C Temperature Range
Description
The AT97SC3203 Trusted Platform Module (TPM) is the latest offering from Atmel,
the world's leading choice for TPMs. Atmel, supplier of the world's first production
v1.1b TPM, the AT97SC3201, expands its success into v1.2 TPMs with the
AT97SC3203. Atmel continues to pace the development of TPM technology and
actively participates in the Trusted Computing Group (TCG) and contributes expertise
in the development of the TPM specifications. By utilizing Atmel TPMs, you can be
confident that you are implementing the most advanced TPMs available on the market
today and in the future.
The AT97SC3203 is a fully integrated security module designed to be integrated into
personal computers and other embedded systems. It iwmwwp.DaletaSmheeet4nU.ctosm version 1.2 of the
Trusted Computing Group specification for Trusted Platform Modules.
The TPM includes a cryptographic accelerator capable of computing a 2048-bit RSA
signature in 500 ms and a 1024-bit RSA signature in 100 ms. Performance of the
SHA-1 accelerator is L50 µs per 64-byte block. In most cases, TCG key generation
operations will be completed using a proprietary mechanism in less than 1 msec.
The chip communicates with the PC through the LPC interface. The TPM supports
SIRQ (for interrupts) and CLKRUN to permit clock stopping for power savings in
mobile computers.
Trusted
Platform
Module
AT97SC3203
Summary
Advance
Information
Rev. 5116AS-TPM–7/05
Note: This is a summary document. A complete document is
available under NDA. For more information, please contact your
local Atmel sales office.
1

No Preview Available !

Figure 1. AT97SC3203 Block Diagram
ROM
Program
EEPROM
Program
33 MHz
LPC
Interface
AVR®
8/16 Bit
CPU
GPIO6
VBB
32.768 kHz
GPIO
RTC
Physical
Security
Circuitry
RNG
Timer
Figure 2. Atmel AT97SC3203 TPM Pin Configuration
28 pin TSSOP
9.6 mm, 0.65 mm pitch
6.1 mm plastic width
SRAM
EEPROM
Data
CRYPTO
Engine
40 pin QFN
6.0 mm x 6.0 mm
0.50 mm pitch
NC 1
NC 2
NC 3
GND 4
SB3V 5
GPIO6 6
NC 7
TestI 8
TestBI/BADD 9
3V 10
GND 11
VBAT 12
XtalI/32K in 13
XtalO 14
28 LPCPD#
27 SERIRQ
26 LAD0
25 GND
24 3V
23 LAD1
22 LFRAME#
21 LCLK
20 LAD2
19 3V
18 GND
17 LAD3
16 LRESET#
15 CLKRUN
NC 1
GND 2
SB3V 3
GPIO6 4
NC 5
TestI 6
TestBI/BADD 7
3V 8
GND 9
VBAT 10
30 LAD0
29 GND
28 3V
27 LAD1
26 LFRAME#
25 LCLK
24 LAD2
23 3V
22 GND
21 LAD3
2 AT97SC3203
5116AS-TPM–7/05

No Preview Available !

AT97SC3203
Table 1. Pin Descriptions
Name
TSSOP Pin # QFN Pin #
LAD[3:0]
17, 20, 23,
26
30, 27, 24,
21
LFRAME#
22
26
Type
Input or
Output
Input
LPCPD#
28
32
Input
CLKRUN#
15
19
Input or
Output
LCLK
21
25
Input
LRESET#
16
20
Input
SERIRQ
27
31
Input or
Output
SB3V
3V
GND
NC
NC
5 3 Input
10, 19, 24
8, 23, 28
4, 11, 18, 25 2, 9, 22, 29
Input
Input
1 39 Output
2 40 Output
VNC
3
1
Output
GPIO6
6
4
Input or
Output
NC 7 5 Input
TestI
8
6
Output
TestBI/BADD 9 7 Input
Description
LPC Multiplexed Command, Address, Data: Internal pull-ups are
provided.
LPC frame: Indicates the start of an LPC cycle, or an abort.
Power Down: Indicates that the TPM should prepare for power to
be shut off on the LPC interface. If this pin is unused, it should be
tied to the 3V power supply pin through a resistor.
PCI Clock Run: Active low output enabling the system LPC clock. If
this pin is unused, it should be tied to ground.
33MHz PCI clock provides timing for all transactions on the PCI
bus.
PCI signal to reset all devices that reside on the PCI bus.
Serialized Interrupt Request Signal. If the SERIRQ function is
enabled, this pin should be connected to the CPU SERIRQ input,
and the line pulled to the 3V power supply pin through a resistor. If
this pin is unused, it should be tied to the 3V power supply pin
through a resistor.
Standby 3.3V Supply. If no separate standby power supply is
connected to this pin, the pin should be tied directly to the 3V
power supply pin.
Primary 3.3V DC power supply input rail supplied by the
motherboard. May be referred to as Vcc.
System ground.
No connect. This pin may be floated. If the XOR chain I/O test
mode is used, the pin should be tied to ground directly or through a
resistor. Reserved for the SMBus Data I/O function.
No connect. This pin may be floated. If the XOR chain I/O test
mode is used, the pin should be tied to ground directly or through a
resistor. Reserved for the SMBus Clock Input function.
Vendor No Connect, as designated in the PC Client TIS
specification. This pin may be floated. If the XOR chain I/O test
mode is used, the pin should be tied to ground directly or through a
resistor.
General Purpose Input/Output. Internal Pull-up Resistor. This pin is
mapped to NV Index TPM_NV_INDEX_GPIO_00 and serves as
the GPIO-Express-00. Default TPM configuration: GPIO Input.
GPIO6 also serves as the XOR chain Output during I/O test mode.
No Connect. This input pin has an internal pull-down resistor and
may be floated. If the XOR chain I/O test mode is used, the pin
should be tied to the 3V power supply directly or through a resistor.
TPM manufacturing test input disabled. This pin may be floated. If
the XOR chain I/O test mode is used, the pin should be tied directly
to ground.
TestBI and BADD functions disabled. This pin should be tied
directly to ground.
5116AS-TPM–7/05
3

No Preview Available !

Table 1. Pin Descriptions (Continued)
Name
TSSOP Pin # QFN Pin #
VBAT
12
10
Type
Input
XtalI/32K in 13 12 Input
XtalO
14
13
Output
Description
3.3V Battery Input. If no external battery is connected to this pin,
the pin should be tied directly to the 3V power supply pin.
32 kHz Crystal Oscillator Input or 32 kHz Clock Input. This pin
should be tied to ground if not used.
32 kHz Crystal Oscillator Output.
Absolute Maximum Ratings (Preliminary)
Operating Temperature..............................0°C to +70°C
Storage Temperature (without Bias)...........0°C to + 70°C
Voltage on I/O Pins..............................0.1 to VCC +0.3V
Voltage on VCC with Respect to Ground.................6.0V
Maximum ESD Voltage..........................................2000V
*NOTICE:
Stresses beyond those listed under Absolute
Maximum Ratings” may cause permanent
damage to the device. This is a stress rating only
and functional operation of the device at these or
any other conditions beyond those indicated in
the operational sections of this specification may
cause temporary or permanent failure. Exposure
to absolute maximum rating conditions for
extended periods may affect device reliability.
Table 2. DC Parameters (Preliminary)
VCC = 3.0 to 3.6V; Temperature = 0 to 70°C
Symbol Parameter
Min
Vcc Supply Voltage
3.0
Icc Operating Current at fclk = 33 MHz
IST Static Current
ISL Sleep Current, Chip Idle
IBB Battery Current
ILIO Input Leakage
VIH Input High Threshold
0.5 * Vcc
VIL Input Low Threshold
-0.5
VOH
Output High Voltage
0.9 * Vcc
VOL Output Low Voltage
IOLCR Output Low Current, CLKRUN#
7
CI Input Pin Capacitance
Notes: 1. These parameters guaranteed by design.
Nom
3.3
25
Max
3.6
50
5 10
40
2
0.1
0.98 * Vcc
100
4
3
0.5 + Vcc
0.3 * Vcc
0.1 * Vcc
6
Units
V
mA
mA
µA
µA
µA
V
V
V
V
mA
pF
Notes
Vcc =3.6V; fxtal = 0 Hz;
active inputs
VCC = 3.6V; fxtal = 0 Hz
VCC = 0V; fxtal = 0 Hz
Vin = VCC or GND
At IOUT = –500 µA
V At IOUT = 1.5 mA
At VOUT = .615 * VCC
Note 1
4 AT97SC3203
5116AS-TPM–7/05

No Preview Available !

AT97SC3203
Table 3. AC Parameters
Cl = 10pf.; VCC = 3.0 to 3.7V; Temperature = 0 to 70-C
Symbol Parameter
Min Nom Max Units Notes
TVAL
CLK to Signal Valid Delay – LAD0-3
2
5
11 nS
Measured at Vtrise = 0.285 * VCC and Vtfal
= 0.615 * VCC. Measured from clk at Vtest =
0.4* VCC; Load = 200.
TON
Float to Active Delay
24
nS
TOFF Active to Float Delay
28 nS
TSU
Input Setup Time to CLK
72
nS
TH Input Hold Time from CLK
0 –500
nS
TRST Reset Active Time After Power Stable 1
mS Note 1
TRST-
CLK
Reset Active After CLK Stable
100
mS Note 1
TRST-
OFF
Reset Active to Output Float Delay
40 nS
Note 1
TCLKIN CLK Period
29.5 30
31 nS
Note 3
TCLKL
O
CLK Low Duration
13.4
18 nS
Note 2, Note 3
TCLKHI CLK High Duration
13.4
18 nS
Note 2, Note 3
Notes:
1. These parameters guaranteed by design.
2. All parameters measured with respect to signal crossing Vtest = 0.4 * VCC unless otherwise noted.
3. The minimum parameter must never be violated under any circumstances unless Lreset# is asserted. If proper CLKRUN#
signaling is observed, the maximum specification can be violated.
Table 4. Ordering Information
Ordering Code(1)
Package
AT97SC3203-01AC
28A3 (TSSOP)
AT97SC3203-X1AC
28A3 (TSSOP)
Lead-free(2)
AT97SC3203-01MC
AT97SC3203-X1MC
40ML1 (QFN)
40ML1 (QFN)
Lead-free(2)
Notes: 1. Current as of publication date. Contact Atmel marketing for status update.
2. Also RoHS
Operation Range
Commercial (0° to 70° C)
Commercial (0° to 70° C)
Commercial (0° to 70° C)
Commercial (0° to 70° C)
5116AS-TPM–7/05
5