ISL97536.pdf 데이터시트 (총 9 페이지) - 파일 다운로드 ISL97536 데이타시트 다운로드

No Preview Available !

®
Data Sheet
October 5, 2006
ISL97536
FN6279.0
Monolithic 1A Step-Down Regulator with
Low Quiescent Current
The ISL97536 is a synchronous, integrated FET 1A
step-down regulator with internal compensation. It operates
with an input voltage range from 2.5V to 6V, which
accommodates supplies of 3.3V, 5V, or a Li-Ion battery
source. The output can be externally set from 0.8V to VIN
with a resistive divider.
The ISL97536 features PWM control with a 1.4MHz typical
switching frequency. The typical no load quiescent current is
only 500µA. Additional features include a 100ms Power-On-
Reset output, <1µA shutdown current, short-circuit
protection, and over-temperature protection.
The ISL97536 is available in the 10 Ld MSOP package,
making the entire converter occupy less than 0.15in2 of PCB
area with components on one side only. The 10 Ld MSOP
package is specified for operation over the full -40°C to
+85°C temperature range.
Ordering Information
Features
• Less than 0.15in2 footprint for the complete 1A converter
• Components on one side of PCB
• Max height 1.1mm MSOP10
• 100ms Power-On-Reset output (POR)
• Internally-compensated voltage mode controller
• Up to 95% efficiency
• <1µA shutdown current
• 500µA quiescent current
• Hiccup mode overcurrent and over-temperature protection
• Pb-free plus anneal available (RoHS compliant)
Applications
• PDA and pocket PC computers
• Bar code readers
• Cellular phones
PART
NUMBER
ISL97536IUZ
(Note)
PART TAPE &
PKG.
MARKING REEL PACKAGE DWG. #
7536Z
- 10 Ld MSOP MDP0043
(Pb-free)
• Portable test equipment
• Li-Ion battery powered devices
• Small form factor (SFP) modules
ISL97536IUZ-TK 7536Z
(Note)
ISL97536IUZ-T 7536Z
(Note)
13” 10 Ld MSOP MDP0043
(1k pcs) (Pb-free)
13” 10 Ld MSOP MDP0043
(2.5k pcs) (Pb-free)
Pinout and Typical Application Diagram
ISL97536
(10 LD MSOP)
TOP VIEW
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
C1
10µF
VO (1.8V@600mA)
VS (2.5V-6V)
L1
C2
10µF
1.8µH
R3
100
C3
0.1µF
1 SGND
2 PGND
3 LX
4 VIN
5 VDD
FB 10
VO 9
POR 8
EN 7
RSI 6
R4 100k
R2*
100k
R1*
124k
C4
470pF
POR
EN
RSI
R6
100k
R5 100k
* VO = 0.8V * (1 + R1/R2)
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

ISL97536
Absolute Maximum Ratings (TA = +25°C)
VIN, VDD, PG to SGND . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.5V
LX to PGND . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VIN + +0.3V)
SYNC, EN, VO, FB to SGND . . . . . . . . . . . . . -0.3V to (VIN + +0.3V)
PGND to SGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V
Continuous Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1A
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA (°C/W)
MSOP10 Package . . . . . . . . . . . . . . . . . . . . . . . . . .
130
Operating Ambient Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +125°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are
at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications VDD = VIN = VEN = 3.3V, C1 = C2 = 10µF, L = 1.8µH, VO = 1.8V (as shown in Typical Application Diagram),
TA = -40°C to +85°C unless otherwise specified.
PARAMETER
DESCRIPTION
CONDITIONS
MIN TYP MAX UNIT
DC CHARACTERISTICS
VFB
IFB
VIN, VDD
VIN,OFF
VIN,ON
IDD
Feedback Input Voltage
Feedback Input Current
Input Voltage
Minimum Voltage for Shutdown
Maximum Voltage for Start-up
Supply Current
RDS(ON)-PMOS PMOS FET Resistance
RDS(ON)-NMOS NMOS FET Resistance
ILMAX
Current Limit
TOT,OFF
Over-temperature Threshold
TOT,ON
Over-temperature Hysteresis
IEN, IRSI
EN, RSI Current
VEN1, VRSI1 EN, RSI Rising Threshold
VEN2, VRSI2 EN, RSI Falling Threshold
VPOR
Minimum VFB for POR, WRT Targeted
VFB Value
VOLPOR
POR Voltage Drop
AC CHARACTERISTICS
VIN falling, TA = +25°C only
VIN rising, TA = +25°C only
VIN = VDD = 5V
EN = 0, VIN = VDD = 5V
VDD = 5V, TA = +25°C
VDD = 5V, TA = +25°C
T rising
T falling
VEN, VRSI = 0V and 3.3V
VDD = 3.3V
VDD = 3.3V
VFB rising
VFB falling
ISINK = 3.3mA
790 800 810 mV
250 nA
2.5 6 V
2 2.2 V
2.2 2.4 V
400 500
µA
0.1 3 µA
70 m
45 m
1.5 A
145 °C
130 °C
-1 1 µA
2.4 V
0.8 V
95 %
86 %
35 70 mV
FPWM
tRSI
tSS
tPOR
PWM Switching Frequency
Minimum RSI Pulse Width
Soft-Start Time
Power On Reset Delay Time
Guaranteed by design
1.25 1.4
1.6 MHz
25 50 ns
650 µs
80 100 120 ms
2 FN6279.0
October 5, 2006

No Preview Available !

ISL97536
Pin Descriptions
PIN NUMBER
1
2
3
4
PIN NAME
SGND
PGND
LX
VIN
5 VDD
6 RSI
7 EN
8 POR
9 VO
10 FB
Block Diagram
PIN FUNCTION
Negative supply for the controller stage
Negative supply for the power stage
Inductor drive pin; high current digital output with average voltage equal to the regulator output voltage
Positive supply for the power stage
Power supply for the controller stage
Resets POR timer
Enable
Power on reset open drain output
Output voltage sense
Voltage feedback input; connected to an external resistor divider between VO and SGND for variable
output
100
0.1µF
VDD
VO
C4 124k
470pF
FB 5M
10pF
-
+
100k
EN
10µF
EN
CLOCK
SOFT-
START
5V
+
BANDGAP
REFERENCE
SGND
RSI
PWM
COMPEN-
SATION
RAMP
GENERA-
TOR
UNDER-
VOLTAGE
LOCKOUT
POR
INDUCTOR SHORT
+
-
PWM
COMPARATOR
PFM
ON-TIME
CONTROL
CONTROL
LOGIC
+
-
CURRENT
SENSE
P-DRIVER
VIN
LX 1.8µH
+
-
PWM
COMPARATOR
TEMPERATURE
SENSE
N-DRIVER
10µF
+
-
SYNCHRONOUS
RECTIFIER
PGND
POR
1.8V
0 TO 1A
100k
POR
3 FN6279.0
October 5, 2006

No Preview Available !

ISL97536
Performance Curves and Waveforms
All waveforms are taken at VIN = 3.3V, VO = 1.8V, IO = 600mA with component values shown on page 1 at room ambient temperature, unless
otherwise noted.
100
90
80
70 VO = 3.3V
60 VO = 2.5V
50 VO = 1.8V
40
30 VO = 1.2V
20
10
0 0 200 400 600 800
IO (mA)
FIGURE 1. EFFICIENCY vs IO AT 5V VIN
1000
100
90
80
70
60
50
40
30
20
10
00
VO = 2.5V
VO = 1.8V
VO = 1.2V
200 400 600 800 1000
IO (mA)
FIGURE 2. EFFICIENCY vs IO AT 3.3V
0.2
0
-0.2
200.2
400.2
600.2
800.2 1000.2 1200.2
VO = 3.3V
-0.4
VO = 1.8V
VO = 2.5V
-0.6
-0.8 VO = 1.2V
-1
-1.2
IO (mA)
FIGURE 3. LOAD REGULATION vs IO AT 5V VIN
0 200 400 600 800 1000 1200
0
-0.2 VO = 2.5V
-0.4 VO = 1.8V
-0.6
-0.8 VO = 1.2V
-1
-1.2
IO (mA)
FIGURE 4. LOAD REGULATION vs IO AT 3.3V VIN
2345
-0.05
-0.1
-0.15
-0.2
-0.25
VO = 1.2V
-0.3
-0.35
VO = 1.8V
VIN (V)
FIGURE 5. LINE REGULATION vs VIN
6
12
10
8
6
4
2
0
2.5 3 3.5 4 4.5 5
VS (V)
FIGURE 6. NO LOAD QUIESCENT CURRENT
4 FN6279.0
October 5, 2006

No Preview Available !

ISL97536
Performance Curves and Waveforms (Continued)
All waveforms are taken at VIN = 3.3V, VO = 1.8V, IO = 600mA with component values shown on page 1 at room ambient temperature, unless
otherwise noted.
VOUT
VIN
IIN
FIGURE 7. START-UP AT IO = 600mA
LX
(2V/DIV)
IL
(0.5A/DIV)
VO
(10mV/DIV)
0.5µs/DIV
FIGURE 8. PWM STEADY-STATE OPERATION (IO = 600mA)
SYNC
(2V/DIV)
LX
(2V/DIV)
IL
(0.5A/DIV)
0.2µs/DIV
FIGURE 9. EXTERNAL SYNCHRONIZATION TO 2MHz
SYNC
(2V/DIV)
LX
(2V/DIV)
IL
(0.5A/DIV)
20ns/DIV
FIGURE 10. EXTERNAL SYNCHRONIZATION TO 12MHz
IO
(200mA/DIV)
VO
(100mV/DIV)
100µs/DIV
FIGURE 11. LOAD TRANSIENT RESPONSE (22mA TO 600mA)
5
IO
(200mA/DIV)
VO
(100mV/DIV)
50µs/DIV
FIGURE 12. LOAD TRANSIENT RESPONSE
(30mA TO 600mA)
FN6279.0
October 5, 2006