ISL6443.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 ISL6443 데이타시트 다운로드

No Preview Available !

®
Data Sheet
August 9, 2006
ISL6443
FN9044.2
300kHz Dual, 180° Out-of-Phase, Step-
Down PWM and Single Linear Controller
The ISL6443 is a high-performance, triple-output controller
optimized for converting wall adapter, battery or network
intermediate bus DC input supplies into the system supply
voltages required for a wide variety of applications. Each
output is adjustable down to 0.8V. The two PWMs are
synchronized 180° out of phase reducing the RMS input
current and ripple voltage.
The ISL6443 incorporates several protection features. An
adjustable overcurrent protection circuit monitors the output
current by sensing the voltage drop across the lower
MOSFET. Hiccup mode overcurrent operation protects the
DC/DC components from damage during output
overload/short circuit conditions. Each PWM has an
independent logic-level shutdown input (SD1 and SD2).
A single PGOOD signal is issued when soft-start is complete
on both PWM controllers and their outputs are within 10% of
the set point and the linear regulator output is greater than
75% of its setpoint. Thermal shutdown circuitry turns off the
device if the junction temperature exceeds +150°C.
Ordering Information
PART
PART
TEMP.
PKG.
NUMBER MARKING RANGE (°C) PACKAGE DWG. #
ISL6443IR ISL6443IR -40 to 85 28 Ld 5x5 QFN L28.5x5
ISL6443IRZ ISL6443IRZ -40 to 85 28 Ld 5x5 QFN L28.5x5
(See Note)
(Pb-free)
Add “-T” or “-TK” suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Features
• Wide Input Supply Voltage Range
- Variable 5.6V to 24V
- Fixed 4.5V to 5.6V
• Three Independently Programmable Output Voltages
• Switching Frequency . . . . . . . . . . . . . . . . . . . . . . . 300kHz
• Out of Phase PWM Controller Operation
- Reduces Required Input Capacitance and Power
Supply Induced Loads
• No External Current Sense Resistor
- Uses Lower MOSFET’s rDS(ON)
• Bidirectional Frequency Synchronization for
Synchronizing Multiple ISL6443s
• Programmable Soft-Start
• Extensive circuit protection functions
- PGOOD
- UVLO
- Overcurrent
- Over-temperature
- Independent Shutdown for Both PWMs
• Excellent Dynamic Response
- Voltage Feed-Forward with Current Mode Control
• QFN Packages:
- QFN - Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Power Supplies with Multiple Outputs
• xDSL Modems/Routers
• DSP, ASIC, and FPGA Power Supplies
• Set-Top Boxes
• Dual Output Supplies for DSP, Memory, Logic, µP Core
and I/O
• Telecom Systems
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2005-2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

Pinouts
ISL6443 (QFN)
TOP VIEW
ISL6443
28 27 26 25 24 23 22
PHASE2 1
21 ISEN1
ISEN2 2
20 PGND
PGOOD 3
19 SD1
VCC_5V 4
18 SS1
SD2 5
17 SGND
SS2 6
16 OCSET1
OCSET2 7
15 FB1
8 9 10 11 12 13 14
2 FN9044.2
August 9, 2006

No Preview Available !

Block Diagram
BOOT1
UGATE1
PHASE1
VCC_5V
LGATE1
PGND
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PGOOD SD1
GATE3
FB3
gm*VE
0.8V REFERENCE
+
VE +
-
UV
PGOOD
VIN SGND
SD2
VCC
POR
ENABLE
BIAS SUPPLIES
REFERENCE
FAULT LATCH
SOFT-START
UV
PGOOD
FB1
SS1
180k
+ 0.8V
REF
1400k
-
+
18.5pF
16k
ERROR AMP 1
ISEN1
CURRENT
SAMPLE
OCSET1
-
+ CURRENT
SAMPLE
+ 0.8V REFERENCE
- PWM1
+
OC1
OC2
PWM2
-
+
DUTY CYCLE RAMP GENERATOR
PWM CHANNEL PHASE CONTROL
- OC1
OC2 -
++
VIN SYNC VCC
SAME STATE FOR
2 CLOCK CYCLES
REQUIRED TO LATCH
OVERCURRENT FAULT
SAME STATE FOR
2 CLOCK CYCLES
REQUIRED TO LATCH
OVERCURRENT FAULT
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PGND
BOOT2
UGATE2
PHASE2
VCC
LGATE2
18.5pF
16k
ERROR AMP 2
1400k
-
+
180k
VSEN2
SOFT2
CURRENT
SAMPLE
-
+
+
0.8V REFERENCE
+
0.8V
REF
ISEN2
CURRENT
SAMPLE
OCSET2

No Preview Available !

Typical Application Schematic
ISL6443
C2
4.7µF
+ C1
56µF
+12V
D1
BAT54HT1
C3
1µF
C4
0.1µF
VIN
SS1
18
10
BOOT1
24
VCC_5V
4
SS2
6
BOOT2
27
C5
0.1µF
C7
0.1µF
VOUT1
+1.2V, 2A
C9 +
330µF
R1
4.99k
L1
6.4µH
Q1
FDS6990S
UGATE1 23
PHASE1 22
R3 ISEN1 21
1.4K
LGATE1 25
PGND 20
28 UGATE2
1 PHASE2
ISL6443
(See Note)
2 ISEN2 R4
1.4K
26 LGATE2
8 FB2
R2
10K
PGOOD
FB1 15
SD1 19
SD2 5
OCSET1
16
R7 17 11
120K SGND
SYNC
SGND
9
14 SGND
13 GATE3
12 FB3
OCSET2
7
3 R8
120K
PGOOD
R9
10K
VCC_5V
D2
BAT54HT1
C8
0.1µF
C6
1µF
L2
6.4µH
Q2
FDS6990S
+ C10
330µF
R5
31.6K
VOUT2
+3.3V, 2A
R6
10k
C11
0.1µF
VOUT2
+3.3V
R12
100
Q3
IRF7404
VOUT3
R10
21.5K
+2.5V, 500mA
C12
10µF
R11
10K
4 FN9044.2
August 9, 2006

No Preview Available !

ISL6443
Absolute Maximum Ratings
Supply Voltage (VCC_5V Pin) . . . . . . . . . . . . . . . . . . . . -0.3V to +7V
Input Voltage (VIN Pin). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+27V
BOOT1, 2 and UGATE1, 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . +35V
PHASE1, 2 and ISEN1, 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . +27V
BOOT1, 2 with Respect to PHASE1, 2 . . . . . . . . . . . . . . . . . . +6.5V
UGATE1, 2. . . . . . . . . . . . (PHASE1, 2 - 0.3V) to (BOOT1, 2 +0.3V)
Thermal Information
Thermal Resistance (Typical)
θJA (°C/W) θJC (°C/W)
28 Lead QFN (Note 1) . . . . . . . . . . .
36
5.5
Maximum Junction Temperature (Plastic Package) . -55°C to 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJC is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. For θJA
the “case temp” location is the center of the exposed metal pad on the underside of the package. See Tech Brief TB379.
Electrical Specifications
Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application
Schematic. VIN = 5.6V to 24V, or VCC_5V = 5V ±10%, TA = -40°C to 85°C (Note 2),
Typical values are at TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VIN SUPPLY
Input Voltage Range
5.6 12
24
V
VCC_5V SUPPLY (Note 3)
Input Voltage
4.5 5.0 5.6
V
Output Voltage
Maximum Output Current
SUPPLY CURRENT
VIN > 5.6V, IL = 20mA
VIN = 12V
4.5 5.0 5.5
V
60 -
- mA
Shutdown Current (Note 4)
SD1 = SD2 = GND
- 50 375 µA
Operating Current (Note 5)
- 2.0 4.0 mA
REFERENCE SECTION
Nominal Reference Voltage
- 0.8 -
V
Reference Voltage Tolerance
-1.0 - 1.0 %
POWER-ON RESET
Rising VCC_5V Threshold
4.25 4.45
4.5
V
Falling VCC_5V Threshold
3.95 4.2
4.4
V
OSCILLATOR
Total Frequency Variation
260 300 340 kHz
Peak-to-Peak Sawtooth Amplitude (Note 6)
Ramp Offset (Note 7)
VIN = 12V
VIN = 5V
- 1.6 -
- 0.667 -
- 1.0 -
V
V
V
SYNC Input Rise/Fall Time (Note 7)
- - 10.0 ns
SYNC Frequency Range
4.16 4.8 5.44 MHz
SYNC Input HIGH Level
3.5 - - V
SYNC Input LOW Level
- - 1.5 V
SYNC Input Minimum Pulse Width (Note 7)
10 -
- ns
SYNC Output HIGH Level
SHUTDOWN1/SHUTDOWN2
VCC - 0.6V
-
-
V
HIGH Level (Converter Enabled)
Internal Pull-up (3µA)
2.0 - - V
LOW Level (Converter Disabled)
- - 0.8 V
5 FN9044.2
August 9, 2006