ISL6441.pdf 데이터시트 (총 18 페이지) - 파일 다운로드 ISL6441 데이타시트 다운로드

No Preview Available !

®
Data Sheet
October 4, 2005
ISL6441
FN9197.1
1.4MHz Dual, 180° Out-of-Phase, Step-
Down PWM and Single Linear Controller
The ISL6441 is a high-performance, triple-output controller
optimized for converting wall adapter, battery or network
intermediate bus DC input supplies into the system supply
voltages required for a wide variety of applications. Each
output is adjustable down to 0.8V. The two PWMs are
synchronized 180o out of phase reducing the RMS input
current and ripple voltage.
The ISL6441 incorporates several protection features. An
adjustable overcurrent protection circuit monitors the output
current by sensing the voltage drop across the lower
MOSFET. Hiccup mode overcurrent operation protects the
DC/DC components from damage during output
overload/short circuit conditions. Each PWM has an
independent logic-level shutdown input (SD1 and SD2).
A single PGOOD signal is issued when soft-start is complete
on both PWM controllers and their outputs are within 10% of
the set point and the linear regulator output is greater than
75% of its setpoint. Thermal shutdown circuitry turns off the
device if the junction temperature exceeds +150°C.
Ordering Information
PART
PART
NUMBER MARKING
TEMP.
RANGE
(°C)
PACKAGE
PKG.
DWG. #
ISL6441IR ISL6441IR -40 to 85 28 Ld QFN L28.5x5
ISL6441IRZ ISL6441IRZ -40 to 85 28 Ld QFN L28.5x5
(See Note)
(Pb-free)
Add “-T” or “-TK” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Features
• Wide Input Supply Voltage Range
- 5.6V to 24V
- 4.5V to 5.6V
• Three Independently Programmable Output Voltages
• Switching Frequency . . . . . . . . . . . . . . . . . . . . . . .1.4MHz
• Out of Phase PWM Controller Operation
- Reduces Required Input Capacitance and Power
Supply Induced Loads
• No External Current Sense Resistor
- Uses Lower MOSFET’s rDS(ON)
• Bi-directional Frequency Synchronization for
Synchronizing Multiple ISL6441s
• Programmable Soft-Start
• Extensive Circuit Protection Functions
- PGOOD
- UVLO
- Overcurrent
- Overtemperature
- Independent Shutdown for Both PWMs
• Excellent Dynamic Response
- Voltage Feed-Forward with Current Mode Control
• QFN Package:
- QFN - Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Power Supplies with Multiple Outputs
• xDSL Modems/Routers
• DSP, ASIC, and FPGA Power Supplies
• Set-Top Boxes
• Dual Output Supplies for DSP, Memory, Logic, µP Core
and I/O
• Telecom Systems
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004, 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

Pinout
ISL6441 (QFN)
TOP VIEW
ISL6441
28 27 26 25 24 23 22
PHASE2 1
21 ISEN1
ISEN2 2
20 PGND
PGOOD 3
19 SD1
VCC_5V 4
18 SS1
SD2 5
17 SGND
SS2 6
16 OCSET1
OCSET2 7
15 FB1
8 9 10 11 12 13 14
2 FN9197.1
October 4, 2005

No Preview Available !

Block Diagram
BOOT1
UGATE1
PHASE1
VCC_5V
LGATE1
PGND
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PGOOD SD1
GATE3
FB3
gm*VE
0.8V REFERENCE
+
VE +
-
UV
PGOOD
VIN SGND
SD2 VCC
POR
ENABLE
BIAS SUPPLIES
REFERENCE
FAULT LATCH
SOFT-START
UV
PGOOD
FB1
SS1
180k
+ 0.9V
REF
800k
-
+
18.5pF
16k
ERROR AMP 1
ISEN1
CURRENT
SAMPLE
OCSET1
-
+
CURRENT
SAMPLE
+ 0.8V REFERENCE
- PWM1
+
OC1
OC2
PWM2
-
+
DUTY CYCLE RAMP GENERATOR
PWM CHANNEL PHASE CONTROL
- OC1
+
SAME STATE FOR
2 CLOCK CYCLES
REQUIRED TO LATCH
OVERCURRENT FAULT
VIN
VCC
OC2 -
+
SAME STATE FOR
2 CLOCK CYCLES
REQUIRED TO LATCH
OVERCURRENT FAULT
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PGND
BOOT2
UGATE2
PHASE2
VCC
LGATE2
18.5pF
16k
ERROR AMP 2
800k
-
180k
+
VSEN2
SOFT2
CURRENT
SAMPLE
-
+
0.8V REFERENCE +
+ 0.8V
REF
ISEN2
CURRENT
SAMPLE
OCSET2

No Preview Available !

Typical Application Schematic

No Preview Available !

ISL6441
Absolute Maximum Ratings
Supply Voltage (VCC_5V Pin) . . . . . . . . . . . . . . . . . . . . -0.3V to +7V
Input Voltage (VIN Pin) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+27V
BOOT1, 2 and UGATE1, 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . +35V
PHASE1, 2 and ISEN1, 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . +27V
BOOT1, 2 with Respect to PHASE1, 2 . . . . . . . . . . . . . . . . . . +6.5V
UGATE1, 2. . . . . . . . . . . . (PHASE1, 2 - 0.3V) to (BOOT1, 2 +0.3V)
Thermal Information
Thermal Resistance (Typical)
θJA (°C/W) θJC (°C/W)
28 Lead QFN (Note 1) . . . . . . . . . . .
36
5.5
Maximum Junction Temperature (Plastic Package) . -55°C to 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJC is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. For θJA
the “case temp” location is the center of the exposed metal pad on the underside of the package. See Tech Brief TB379.
Electrical Specifications
Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application
Schematic. VIN = 5.6V to 24V, or VCC_5V = 5V ±10%, TA = -40°C to 85°C (Note 2),
Typical values are at TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VIN SUPPLY
Input Voltage Range
5.6 12
24
V
VCC_5V SUPPLY (Note 3)
Input Voltage
VIN = VCC_5V
4.5 5.0 5.6
V
Output Voltage
Maximum Output Current
SUPPLY CURRENT
VIN > 5.6V, IL = 20mA
VIN = 12V
4.5 5.0 5.5
V
60 -
- mA
Shutdown Current (Note 4)
SD1 = SD2 = GND
- 50 375 µA
Operating Current (Note 5)
- 2.0 4.0 mA
REFERENCE SECTION
Nominal Reference Voltage
- 0.8 -
V
Reference Voltage Tolerance
-1.0 - 1.0 %
POWER-ON RESET
Rising VCC_5V Threshold
4.25 4.45
4.5
V
Falling VCC_5V Threshold
3.95 4.2
4.4
V
OSCILLATOR
Total Frequency Variation
1.25 1.4 1.55 MHz
Peak-to-Peak Sawtooth Amplitude (Note 6)
Ramp Offset (Note 7)
VIN = 12V
VIN = 5V
- 1.5 -
- 0.625 -
- 1.0 -
V
V
V
SYNC Input Rise/Fall Time (Note 7)
- - 10.0 ns
SYNC Frequency Range
5.1 5.6 6.2 MHz
SYNC Input HIGH Level
3.5 - - V
SYNC Input LOW Level
- - 1.5 V
SYNC Input Minimum Pulse Width (Note 7)
10 -
- ns
SYNC Output HIGH Level
VCC - 0.6V
-
-
V
5 FN9197.1
October 4, 2005