V104.pdf 데이터시트 (총 11 페이지) - 파일 다운로드 V104 데이타시트 다운로드

No Preview Available !

V104
10 BIT LVDS RECEIVER FOR VIDEO
PRELIMINARY
General Description
The V104 10 Bit LVDS Receiver for Video is designed
to support video data transmission between display
engines and video processing engines for television
and projector applications. The V104 supports up to
WXGA resolutions for Plasma, Rear Projection, Front
Projection, CRT and LCD applications.
The V104 converts the 6 LVDS (Low Voltage
Differential Signaling) video data stream pairs to 35
www.DataSheeCt4UM.cOoSm/TTL data bits with a rising or falling edge clock.
The clock edge selection is performed using a
dedicated pin.
In conjunction with the V103 transmitter, the V104 can
transmit 10 bits per color (R, G, B) along with 5 bits of
control and timing data (HSYNC, VSYNC, DE, CNTL1,
CNTL2) over a low EMI, low bus width connection
including connectors and standard LVDS cabling.
Features
Pin & function compatible with the THC63LVD104A
Wide pixel clock range: 8 - 90 MHz
Supports resolutions from 480p to WXGA
Internal PLL does not require external loop filter
Clock edge selection for TTL alignment selectable
Power down mode
Single 3.3V supply
Low power consumption CMOS design
64-pin TQFP lead free package
Block Diagram
LVDS Input
RA+/-
RB+/-
RC+/-
RD+/-
RE+/-
RCLK+/-
(8 to 90 MHz)
CMOS/TTL Input
TEST
PD
OE
R/F
Serial to
Parallel
PLL
CMOS/TTL Output
7 RA6-RA0
7 RB6-RB0
7 RC6-RC0
7 RD6-RD0
7 RE6-RE0
CLKOUT
V104 Datasheet
1
1/12/05
Revision 1.6
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com

No Preview Available !

V104
10 BIT LVDS RECEIVER FOR VIDEO
Pin Assignment
PRELIMINARY
www.DataSheet4U.com
GND
TEST
PD
OE
R/F
RE6
RE5
RE4
VCC
RE3
RE2
RE1
RE0
RD6
RD5
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
64-pin TQFP
48 VCC
47 RA0
46 RA1
45 RA2
44 GND
43 RA3
42 RA4
41 RA5
40 RA6
39 RB0
38 RB1
37 VCC
36 RB2
35 RB3
34 RB4
33 RB5
Pin Descriptions
Pin
Number
50, 49
52, 51
55, 54
60, 59
62, 61
57, 56
40, 41, 42, 43,
45, 46, 47
32, 33, 34, 35,
36, 38, 39
22, 24, 25, 26,
27, 28, 29
14, 15, 17, 18,
19, 20, 21
Pin
Name
RA+, RA-
RB+, RB-
RC+, RC-
RD+, RD-
RE+, RE-
RCLK+, RCLK-
RA6 ~ RA0
RB6 ~ RB0
RC6 ~ RC0
RD6 ~ RD0
Pin Type
LVDS IN
LVDS IN
LVDS IN
LVDS IN
LVDS IN
LVDS IN
OUT
OUT
OUT
OUT
Pin Description
LVDS Data In
LVDS Data In
LVDS Data In
LVDS Data In
LVDS Data In
LVDS Clock In
CMOS/TTL Data Outputs
CMOS/TTL Data Outputs
CMOS/TTL Data Outputs
CMOS/TTL Data Outputs
V104 Datasheet
2
1/12/05
Revision 1.6
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com

No Preview Available !

V104
10 BIT LVDS RECEIVER FOR VIDEO
PRELIMINARY
Pin
Number
6, 7, 8, 10, 11,
12, 13
2
3
4
Pin
Name
RE6 ~ RE0
TEST
PD
OE
5
9, 23, 37, 48
www.DataSheet4U.com
31
1, 16, 30, 44
53
58
64
63
R/F
VCC
CLKOUT
GND
LVCC
LGND
PVCC
PGND
Pin Type
Pin Description
OUT
CMOS/TTL Data Outputs.
IN
IN
IN
IN
Power
OUT
Ground
Power
Ground
Power
Ground
Not used. Tie LOW.
HIGH: normal operation; LOW: Power down (all outputs are “L”).
HIGH: Output enable (normal operation); LOW: Output disable (all outputs
are high impedance).
Output Clock triggering edge select. High: Rising edge; Low: Falling edge.
Power supply pins for TTL outputs and digital circuitry.
Clock out.
Ground pins for TTL outputs and digital circuitry.
Power supply pins for LVDS inputs.
Ground pins for LVDS inputs.
Power supply pin for PLL circuitry.
Ground pin for PLL circuitry.
PD R/F OE
000
001
010
011
100
101
110
111
**Rxn
x = A, B, C, D, E
n = 0, 1, 2, 3, 4, 5, 6
Data Outputs (Rxn)
High impedance
All 0
High impedance
All 0
High impedance
Data Out
High impedance
Data Out
CLKOUT
High impedance
Fixed Low
High impedance
Fixed Low
High impedance
Latches output data on falling edge
High impedance
Latches output data on rising edge
V104 Datasheet
3
1/12/05
Revision 1.6
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com

No Preview Available !

V104
10 BIT LVDS RECEIVER FOR VIDEO
PRELIMINARY
External Components
The V104 requires no external components.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the V104. These ratings, which
are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the
device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
www.DataSheet4U.com
Item
Rating
Supply Voltage, VCC
CMOS/TTL Input Voltage
CMOS/TTL Output Voltage
LVDS Receiver Input Voltage
Output Current
Storage Temperature
Junction Temperature
Soldering Temperature (10 seconds)
Maximum Power Dissipation @ +25°C
-0.3 V to +4.0 V
-0.3 V to VCC+0.3 V
-0.3 V to VCC+0.3 V
-0.3 V to VCC+0.3 V
-30 mA to 30 mA
-55 to +125°C
125°C
260°C
1.0 W
Recommended Operation Conditions
Parameter
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
Min.
0
+3.0
Typ.
Max.
+70
+3.6
Units
°C
V
V104 Datasheet
4
1/12/05
Revision 1.6
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com

No Preview Available !

V104
10 BIT LVDS RECEIVER FOR VIDEO
PRELIMINARY
Electrical Characteristics
VDD=3.3 V ±10%, Ambient temperature 0 to +70°C
Parameter
Symbol
Conditions
CMOS/TTL DC Specifications
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
www.DataSheet4InUp.cuotmCurrent
LVDS Receiver DC Specifications
VIH
VIL
VOH IOH = -4 mA (data)
IOH = -8 mA (clock)
VOL IOH = -4 mA (data)
IOH = -8 mA (clock)
IINC 0V<VIN<VCC
Differential Input High Threshold
Differential Input Low Threshold
Input Current
VTH VOC = 1.2 V
VTL VOC = 1.2 V
IINL VIN = 2.4 V / 0V
VIN = 3.6 V
Min.
2.00
GND
2.4
-100
Typ. Max. Units
VCC
0.80
0.4
±10
V
V
V
V
µA
100 mV
mV
±20 µA
Parameter
Supply Current
Receiver Supply Current (Gray Scale
Pattern)
Receiver Supply Current (Checker
Pattern)
Receiver Power Down Supply Current
Symbol
Conditions
IRCCG fCLKOUT = 90 MHz
IRCCW fCLKOUT = 90 MHz
IRCCS
PD = L
CL=8 pF,
VCC = 3.3 V
CL=8 pF,
VCC = 3.3 V
Typ.
70
112
Max. Units
mA
mA
10 µA
V104 Datasheet
5
1/12/05
Revision 1.6
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com