YAC520.pdf 데이터시트 (총 16 페이지) - 파일 다운로드 YAC520 데이타시트 다운로드

No Preview Available !

YAC520
HGVC1
High Grade Volume Control
s Outline
YAC520(HGVC1) is a high grade stereophonic digital volume for high end audio system.
www.DataShIsetteeptp4rsoUvw.icdiotehms w0.i5dedBdypnearmsitcerpa.nTgheeanudseloowf
distortion as
16 bit serial
well,
data
and can control individual channels in 256
interface allows daisy chain connection of
several devices for multi channel system.
Zero Crossing Detection function suppresses audible noise at quick change of the volume.
YAC520 operates on a single 5 volt power supply, and it is possible to input signal of up to 7.9Vrms by
using three types of connection methods.
Development evaluation board, DMB-HGVC1, equipped with PC interface is available.
s Features
q Wide volume range
(can be used in three ways)
q Adjustment step
q Gain Error
q Low distortion factor
q Low residual noise
A: +32.0 to 95.0dB IN1=IN2
(Input < 2.0Vrms @VDD=5V)
B: +29.5 to 97.5dB IN2=GND (Input < 2.6Vrms @VDD=5V)
C: +20.0 to 107.0dB IN1=GND (Input < 7.9Vrms @VDD=5V)
adjustable in 256 steps, with 0.5dB per step
± 0.1dB
0.001% (input=150 mVrms, gain=+16dB)
1 µVrms (gain=- )
s Others
Process
Package
Power supply voltage
Operating temperature
Power consumption
CMOS process
20 SSOP (YAC520-E)
5V
0 to +70 ºC
100 mW @VDD=5.0 V
YAC520 CATALOG
CATALOG No.: LSI-4AC520A4
2001.12

No Preview Available !

s Block Diagram
YAC520
LIN2
www.DataSheet4U.coLImN1
DVSS
DVDD
AVSS
AVDD
RIN1
RIN2
VREF
+
-
256
L
Zero Cross
Detection
R
Reset
Control
Register
256
Vref
Generator
&
Reset
pulse
Generator
16
S/P
Register
-
+
VREF
LOUT
VREF
ICN
TE
ZCEN
SDATAO
SDATAI
CSN
SCLK
ROUT
2

No Preview Available !

YAC520
s Pin Assignment
www.DataSheet4U.com
SCLK
SDATAO
DVDD
DVSS
AVSS
AVDD
ROUT
VREF
LOUT
AVSS
1
2
3
4
5
6
7
8
9
10
20 SDATAI
19 CSN
18 ZCEN
17 ICN
16 TE
15 RIN1
14 RIN2
13 AVSS
12 LIN2
11 LIN1
Top View
3

No Preview Available !

YAC520
s Pin Functions
Power supply pins
AVDD
– Analog power supply (+5.0 V)
AVSS
– Analog ground
DVDD
– Digital power supply (+5.0 V)
DVSS
– Digital ground
Analog Pins
LIN1
– Left Channel Analog input 1
Lch analog input pin 1
Gain setting ranges from +32 dB to 95 dB when the signal inputted to LIN2 is inputted this pin, and
gain setting ranges from +20.0 dB to 107.0 dB when it is grounded through a capacitor.
LIN2
– Left Channel Analog input 2
Lch analog input pin 2
Gain setting ranges from +32 dB to 95 dB when the signal inputted to LIN1 is inputted this pin, and
gain setting ranges from +29.5 dB to 97.5 dB when it is grounded through a capacitor.
www.DataSRhIeNe1t4U.com – Right Channel Analog input 1
Rch analog input pin 1
Gain setting ranges from +32 dB to 95 dB when the signal inputted to RIN2 is inputted this pin, and
gain setting ranges from +20.0 dB to 107.0 dB when it is grounded through a capacitor.
RIN2
– Right Channel Analog input 2
Rch analog input pin 2
Gain setting ranges from +32 dB to 95 dB when the signal inputted to RIN1 is inputted this pin, and
gain setting ranges from +29.5 dB to 97.5 dB when it is grounded through a capacitor.
LOUT
– Left Channel Analog output
Lch analog output pin
Note this is an inverted output.
ROUT
– Right Channel Analog output
Rch analog output pin
Note this is an inverted output.
VREF
– Analog Reference Voltage (output)
Analog reference voltage output pin
Outputs 1/2VDD. Ground through a capacitor of 10 µF or more to attain stabilization.
Digital Pins
SDATAI
– Serial Data Input
Serial data input pin
SDATAO
– Serial Data Output
Serial data putput pin
Outputs Serial data when CSN is “low”, or becomes high impedance state when it is “high”.
SCLK
– Serial Clock (Input)
Serial clock input pin
CSN
– Chip Select (Input)
Chip select input pin
ICN
– DC Bias Initial Clear (Input)
DC bias initialization pin. DC bias is set to VREF (analog reference voltage) when this is “low”.
To stabilize the bias voltage at power on, determine the control time in accordance with the coupling
capacitor that is connected to the inputs (LIN1, LIN2, RIN1 ,RIN2).
(Refer to “VREF stabilization time and DC bias initialization time” in the description of functions.)
ZCEN
– Zero Crossing Enable (Input)
Zero crossing control pin. Making this pin “high” enables a mode where volume change is performed
after detecting zero crossing.
The volume change immediately after writing data when this pin is “low”.
TE – Test Enable (Input)
Test mode control pin. Fix it to “low” or with NC when using.
4

No Preview Available !

YAC520
s Description of analog functions
Maximum input voltage
As described in the following figure, the maximum amplitude of signal that can be inputted varies
according the method of the use of L(R) IN1 and 2 pins. The method A makes the maximum
amplitude of the input signal approximately 2 Vrms, the method B makes it approximately 2.6 Vrms,
and the method C makes it approximately 7.9 Vrms. The use of the method B or C allows to input
signal exceeding the power supply voltage.
Note that the gain setting range for the method B is reduced by 2.5 dB from the one for the method A,
and 12 dB for the method C.
L(R) IN1 Ri(1)
Rf
L(R) IN2
Ri(2)
••••
-
+
www.DataSheet4U.com
VREF
L(R)OUT
MethodA: IN1=IN2 Gain range (+32 dB to –95 dB)
Maximum input voltage: 2 Vrms
L(R) IN1
L(R) IN2
Ri(1)
Ri(2)
Rf
••••
-
+
L(R)OUT
VREF
MethodB: IN2=GND Gain range (+29.5 dB to –97.5 dB)
Maximum input voltage: 2.6 Vrms
L(R) IN1
L(R) IN2
Ri(1)
Ri(2)
Rf
••••
-
+
L(R)OUT
VREF
MethodC: IN1=GND Gain range (+20 dB to –107 dB)
Maximum input voltage: 7.9 Vrms
VREF (analog reference voltage) stabilization time and DC bias initialization time
The time required for stabilization of VREF pin voltage after power on moment varies according to
the capacitance of the capacitor connected to VREF pin. Connecting a capacitor of 10 µF makes the
time constant 30 ms (typ.). Note that the serial interface becomes invalid in this period, tPUP.
As shown in the following figure, making ICN terminal “low” sets the DC bias forcibly with SW in the
LSI.
Since the time constant of L(R) IN1 and 2 pins becomes approximately 300 ms (typ.) when a
capacitor of 100 µF is used as the coupling capacitors (Ci1, 2), control ICN according to the capacitor
that is connected.
Ci1 L(R) IN1 Ri1=0.98k
Audio
Source
L(R) IN2
Ci2 Ri2=2.94k
SW
Rsw= 80(typ)
Rf=29.3k
ICN
L(R)OUT
-
+
VREF
Gain setting after power on = -
5