MB95128MB.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 MB95128MB 데이타시트 다운로드

No Preview Available !

FUJITSU MICROELECTRONICS
DATA SHEET
DS07-12610-3Ea
8-bit Microcontrollers
CMOS
F2MC-8FX MB95120MB series
MB95128MB/F124MB/F124NB/F124JB/F126MB/F126NB/
www.DataSheet4U.com
MB95F126JB/F128MB/F128NB/F128JB/FV100D-103
DESCRIPTION
The MB95120MB series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set,
the microcontrollers contain a variety of peripheral functions.
Note : F2MC is the abbreviation of FUJITSU Flexible Microcontroller.
FEATURE
F2MC-8FX CPU core
Instruction set optimized for controllers
• Multiplication and division instructions
• 16-bit arithmetic operations
• Bit test branch instruction
• Bit manipulation instructions etc.
Clock
• Main clock
• Main PLL clock
• Sub clock
• Sub PLL clock
Timer
• 8/16-bit compound timer × 2 channels
Can be used to interval timer, PWC timer, PWM timer and input capture.
• 16-bit reload timer × 1 channel
• 8/16-bit PPG × 2 channels
• 16-bit PPG × 2 channels
(Continued)
Be sure to refer to the “Check Sheet” for the latest cautions on development.
“Check Sheet” is seen at the following support page
URL : http://edevice.fujitsu.com/micom/en-support/
“Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system
development.
Copyright©2006-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved
2007.8

No Preview Available !

MB95120MB Series
(Continued)
• Timebase timer × 1 channel
• Watch prescaler × 1 channel
LIN-UART × 1 channel
• LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
• Full duplex double buffer
UART/SIO × 1 channel
• Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
• Full duplex double buffer
I2C* × 1 channel
• Built-in wake-up function
www.DataSheet4UE.cxotemrnal interrupt × 12 channels
• Interrupt by edge detection (rising, falling, or both edges can be selected)
• Can be used to recover from low-power consumption (standby) modes.
8/10-bit A/D converter × 12 channels
• 8-bit or 10-bit resolution can be selected
LCD controller (LCDC)
• 40 SEG × 4 COM (Max 160 pixels)
• With blinking function
Low-power consumption (standby) mode
• Stop mode
• Sleep mode
• Watch mode
• Timebase timer mode
I/O port
• The number of maximum ports : Max 87
• Port configuration
General-purpose I/O ports (N-ch open drain) : 2 ports
General-purpose I/O ports (CMOS)
: 85 ports
Programmable input voltage levels of port
Automotive input level / CMOS input level / hysteresis input level
Dual operation Flash memory
• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.
Flash memory security function
Protects the content of Flash memory (Flash memory device only)
* : Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use, these
components in an I2C system provided that the system conforms to the I2C Standard Specification as defined
by Philips.
2

No Preview Available !

MEMORY LINEUP
MB95F124MB
MB95F124NB
MB95F124JB
MB95F126MB
MB95F126NB
www.DataSheet4MUB.co9m5F126JB
MB95F128MB
MB95F128NB
MB95F128JB
MB95120MB Series
Flash memory
16 Kbytes
32 Kbytes
60 Kbytes
RAM
512 bytes
1 Kbyte
2 Kbytes
3

No Preview Available !

MB95120MB Series
PRODUCT LINEUP
Part number
Parameter
MB95128MB
MB95F124MB
MB95F126MB
MB95F128MB
MB95F124NB
MB95F126NB
MB95F128NB
MB95F124JB
MB95F126JB
MB95F128JB
Type
MASK ROM
product
Flash memory product
ROM capacity*1
60 Kbytes (Max)
RAM capacity*1
2 Kbytes (Max)
www.DataSheet4RUe.csoemt output
Clock system
Yes/No
Yes
Dual clock
No
Low voltage
detection reset
Yes/No
No
Yes
Clock supervisor
Yes/No
No
Yes
CPU functions
Ports (Max 87 ports)
Timebase timer
(1 channel)
Number of basic instructions
: 136
Instruction bit length
: 8 bits
Instruction length
: 1 to 3 bytes
Data bit length
: 1, 8, and 16 bits
Minimum instruction execution time : 61.5 ns (at machine clock frequency 16.25 MHz)
Interrupt processing time
: 0.6 μs (at machine clock frequency 16.25 MHz)
General-purpose I/O port (N-ch open drain) : 2 ports
General-purpose I/O port (CMOS)
: 85 ports
Programmable input voltage levels of port :
Automotive input level / CMOS input level / hysteresis input level
Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)
Watchdog timer
Reset generated cycle
At main oscillation clock 10 MHz
At sub oscillation clock 32.768 kHz
: Min 105 ms
: Min 250 ms
Wild register
Capable of replacing 3 bytes of ROM data
I2C
(1 channel)
Master/slave sending and receiving
Bus error function and arbitration function
Detecting transmitting direction function
Start condition repeated generation and detection functions
Built-in wake-up function
UART/SIO
(1 channel)
Data transfer capable in UART/SIO
Full duplex double buffer
Variable data length (5/6/7/8-bit), built-in baud rate generator
NRZ type transfer format, error detected function
LSB-first or MSB-first can be selected.
Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
LIN-UART
(1 channel)
Dedicated reload timer allowing a wide range of communication speeds to be set.
Full duplex double buffer.
Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
LIN functions available as the LIN master or LIN slave.
8/10-bit A/D converter
(12 channels)
8-bit or 10-bit resolution can be selected.
(Continued)
4

No Preview Available !

MB95120MB Series
(Continued)
Part number
Parameter
MB95128MB
MB95F124MB
MB95F126MB
MB95F128MB
MB95F124NB
MB95F126NB
MB95F128NB
MB95F124JB
MB95F126JB
MB95F128JB
LCD controller
(LCDC)
www.DataSheet4U.com
COM output
: 4 (Max)
SEG output
: 40 (Max)
LCD drive power supply (bias) pin
: 4 (Max)
40 SEG × 4 COM
: 160 pixels can be displayed.
Duty LCD mode
Operable in LCD standby mode
With blinking function
Built-in division resistance for LCD drive
16-bit reload timer
(1 channel)
Two clock modes and two counter operating modes can be selected.
Square waveform output
Count clock : 7 internal clocks and external clock can be selected.
Counter operating mode : reload mode or one-shot mode can be selected.
8/16-bit compound
timer (2 channels)
Each channel of the timer can be used as “8-bit timer × 2 channels” or “16-bit timer ×
1 channel”.
Built-in timer function, PWC function, PWM function, capture function and square
waveform output
Count clock : 7 internal clocks and external clock can be selected.
16-bit PPG
(2 channels)
8/16-bit PPG
(2 channels)
PWM mode or one-shot mode can be selected.
Counter operating clock : Eight selectable clock sources
Support for external trigger start
Each channel of the PPG can be used as 8-bit PPG × 2 channelsor 16-bit PPG ×
1 channel.
Counter operating clock : Eight selectable clock sources
Watch counter
Count clock : Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s)
Counter value can be set from 0 to 63 (Capable of counting for 1 minute when selecting
clock source 1 second and setting counter value to 60) .
Watch prescaler
(1 channel)
4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)
External interrupt Interrupt by edge detection (rising, falling, or both edges can be selected.)
(12 channels)
Can be used to recover from standby modes.
Flash memory
Supports automatic programming, Embedded AlgorithmTM *3
Write/Erase/Erase-Suspend/Resume commands
A flag indicating completion of the algorithm
Number of write/erase cycles (Minimum) : 10000 times
Data retention time : 20 years
Erase can be performed on each block
Block protection with external programming voltage
Dual operation Flash memory
Flash Security Feature for protecting the content of the Flash
Standby mode
Sleep, stop, watch, and timebase timer
*1 : For ROM capacitance and RAM capacitance, refer to “MEMORY LINEUP”.
*2 : For details of option, refer to “MASK OPTION”.
*3 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
Note : Part number of evaluation product in MB95120MB series is MB95FV100D-103. When using it, the MCU
board (MB2146-303A) is required.
5