AD5273.pdf 데이터시트 (총 20 페이지) - 파일 다운로드 AD5273 데이타시트 다운로드

No Preview Available !

64-Position OTP Digital Potentiometer
AD5273
FEATURES
64 Positions
OTP (One-Time-Programmable)1 Set-and-Forget
Resistance Setting
1 k, 10 k, 50 k, 100 kEnd-to-End Terminal Resistance
Compact Standard SOT23-8 Package
Ultralow Power: IDD = 5 A Max
Fast Settling Time: tS = 5 s Typ in Power-Up
www.DataSheet4UI.2cComCompatible Digital Interface
Computer Software2 Replaces C in Factory Programming
Applications
Wide Temperature Range: –40؇C to +105؇C
5 V Programming Voltage
Low Operating Voltage, 2.7 V to 5.5 V
OTP Validation Check Function
APPLICATIONS
Systems Calibrations
Electronics Level Settings
Mechanical Trimmers® Replacement in New Designs
Automotive Electronics Adjustments
Transducer Circuits Adjustments
Programmable Filters up to 6 MHz BW3
GENERAL DESCRIPTION
The AD5273 is a 64-position, One-Time-Programmable (OTP)
digital potentiometer4 that employs fuse link technology to achieve
the permanent program setting. This device performs the same
electronic adjustment function as most mechanical trimmers and
variable resistors. It allows unlimited adjustments before perma-
nently setting the resistance values. The AD5273 is programmed
using a 2-wire, I2C compatible digital control. During the write
mode, a fuse blow command is executed after the final value
is determined, therefore freezing the wiper position at a given
setting (analogous to placing epoxy on a mechanical trimmer).
When this permanent setting is achieved, the value will not change
regardless of the supply variations or environmental stresses under
normal operating conditions. To verify the success of permanent
programming, Analog Devices patterned the OTP validation such
that the fuse status can be discerned from two validation bits in
the read mode.
FUNCTIONAL BLOCK DIAGRAM
SCL
SDA
I2C INTERFACE
AND
CONTROL LOGIC
A
W
A0
AD5273
B
VDD
GND
FUSE
LINK
WIPER
REGISTER
In addition, for applications that program AD5273 at the factory,
Analog Devices offers device programming software2 running in
Windows® NT, 2000, and XP operating systems. This software
application effectively replaces any external I2C controllers, which
in turn enhances users’ systems time-to-market.
AD5273 is available in 1 k, 10 k, 50 k, and 100 kin
compact SOT23 8-lead standard package and operates from
–40°C to +105°C.
Besides its unique OTP feature, the AD5273 lends itself well to
general digital potentiometer applications due to its effective
resolution, array resistance options, small footprint, and low cost.
An AD5273 evaluation kit and software are available.The kit includes
the connector and cable that can be converted for further factory
programming applications.
For applications that require dynamic adjustment of resistance
settings with nonvolatile EEMEM, users should refer to AD523x
and AD525x families of nonvolatile memory digital potentiometers.
NOTES
1 One-Time-Programmable—Unlimited adjustments before permanent setting.
2 ADI cannot guarantee the software to be 100% compatible in all systems due to
the wide variations in computer configurations.
3 Applies to 1 kparts only.
4The terms digital potentiometer, VR, and RDAC are used interchangeably.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
that may result from its use. No license is granted by implication or other-
wise under any patent or patent rights of Analog Devices.Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002. All rights reserved.

No Preview Available !

AD5273–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS 1 k, 10 k, 50 k, 100 kVERSIONS
(VDD = 2.7 V to 5.5 V, VA < VDD, VB = 0 V, –40°C < TA < +105°C, unless otherwise noted.)
Parameter
Symbol
DC CHARACTERISTICS
RHEOSTAT MODE
Resolution
Resistor Differential NL2
(10 k, 50 k, 100 k)
(1 k)
Resistor Nonlinearity2
(10 k, 50 k, 100 k)
(1 k)
www.DataShNeeotm4Uin.caolmResistance Tolerance3
(10 k, 50 k, 100 k)
Nominal Resistance (1 k)
Resistance Temperature Coefficient
Wiper Resistance
N
R-DNL
R-INL
RAB
RAB
RAB/T
RW
DC CHARACTERISTICS
POTENTIOMETER DIVIDER MODE
Differential Nonlinearity4
DNL
Integral Nonlinearity4
INL
Voltage Divider
Temperature Coefficient
VW/T
Full-Scale Error
VWFSE
Zero-Scale Error
(10 k, 50 k, 100 k)
VWZSE
(1 k)
RESISTOR TERMINALS
Voltage Range5
Capacitance6 A, B
VA,B,W
CA,B
Capacitance6 W
CW
Common Mode Leakage
DIGITAL INPUTS AND OUTPUTS
Input Logic High
Input Logic Low
Input Logic High
Input Logic Low
Output Logic High (SDO)
Output Logic Low (SDO)
Input Logic Current
Input Capacitance6
POWER SUPPLIES
Power Supply Range
OTP Power Supply7
Supply Current
OTP Supply Current8
Power Dissipation9
Power Supply Sensitivity
ICM
VIH
VIL
VIH
VIL
VIH
VIL
IIL
CIL
VDD
VDD_OTP
IDD
IDD_OTP
PDISS
PSSR
Conditions
Min Typ1 Max
RWB, VA = NC
RWB, VA = NC
–0.5
–1
RWB, VA = NC
RWB, VA = NC
TA = 25°C
VAB = VDD, Wiper = No Connect
IW = VDD/R, VDD = 3 V or 5 V
–0.5
–5
–30
0.8
+0.05
+0.25
+0.10
+2
1.2
300
60
6
+0.5
+1
+0.5
+5
+30
1.6
100
–0.5
–0.5
Code = 20H
Code = 3FH
Code = 00H
Code = 00H
–1
–6
0
0
f = 5 MHz, Measured to GND,
Code = 20H
f = 1 MHz, Measured to GND,
Code = 20H
VA = VB = VW
0
2.4
VLOGIC = 3 V
VLOGIC = 3 V
2.1
4.9
VIN = 0 V or 5 V
+0.1
10
1
0.01
5
TA = 25°C
VIH = 5 V or VIL = 0 V
TA = 25°C
VIH = 5 V or VIL = 0 V,VDD = 5 V
2.7
5
100
–0.015
0.1
0.2
+0.5
+0.5
0
0
1
5
VDD
25
55
0.8
0.6
0.4
1
5.5
6
5
0.3
+0.015
Unit
Bits
LSB
LSB
LSB
LSB
LSB
%
k
ppm/°C
LSB
LSB
ppm/°C
LSB
LSB
LSB
LSB
V
pF
pF
nA
V
V
V
V
V
V
µA
pF
V
V
µA
mA
mW
%/%
–2– REV. 0

No Preview Available !

AD5273
Parameter
Symbol Conditions
Min Typ Max Unit
DYNAMIC CHARACTERISTICS6, 10, 11
Bandwidth –3 dB
Total Harmonic Distortion
Adjustment Settling Time
OTP Settling Time12
Power-Up Settling Time –
BW_1 kRAB = 1 k, Code = 20H
BW_10 kRAB = 10 k, Code = 20H
BW_50 kRAB = 50 k, Code = 20H
BW_100 kRAB = 100 k, Code = 20H
THDW
VA = 1 V rms, RAB = 1 k,
VB = 0 V, f = 1 kHz
tS1 VA = 5 V ± 1 LSB Error Band, VB = 0,
Measured at VW
tS_OTP
VA = 5 V ± 1 LSB Error Band, VB = 0,
Measured at VW
www.DataSheet4U.cPoomst Fuses Blown
Resistor Noise Voltage
tS2
eN_WB
VA = 5 V ± 1 LSB Error Band, VB = 0,
Measured at VW
RAB = 1 k, f = 1 kHz, Code = 20H
RAB = 20 k, f = 1 kHz, Code = 20H
RAB = 50 k, f = 1 kHz, Code = 20H
RAB = 100 k, f = 1 kHz, Code = 20H
INTERFACE TIMING CHARACTERISTICS (applies to all parts6, 11, 13)
SCL Clock Frequency
tBUF Bus Free Time between
STOP and START
tHD;STA Hold Time
(repeated START)
fSCL
t1
t2 After this period, the first clock
pulse is generated.
tLOW Low Period of SCL Clock
tHIGH High Period of SCL Clock
tSU;STA Setup Time for START
Condition
tHD;DAT Data Hold Time
tSU;DAT Data Setup Time
tF Fall Time of Both SDA and
SCL Signals
tR Rise Time of Both SDA and
SCL Signals
tSU;STO Setup Time for STOP
Condition
t3
t4
t5
t6
t7
t8
t9
t10
1.3
0.6
1.3
0.6
0.6
0.1
0.6
6000
600
110
60
0.014
5
400
5
3
13
20
28
400
50
0.9
0.3
0.3
kHz
kHz
kHz
kHz
%
µs
ms
µs
nV/Hz
nV/Hz
nV/Hz
nV/Hz
kHz
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
NOTES
1Typicals represent average readings at 25°C, VDD = 5 V, VSS = 0 V.
2Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions.
R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3VAB = VDD, Wiper (VW) = No Connect.
4INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter.VA = VDD and VB = 0 V. DNL specification
limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
5Resistor terminals A, B, W have no limitations on polarity with respect to each other.
6Guaranteed by design and not subject to production test.
7Different from operating power supply, power supply for OTP is used one time only.
8Different from operating current, supply current for OTP lasts approximately 400 ms for one time needed only.
9PDISS is calculated from (IDD VDD). CMOS logic level inputs result in minimum power dissipation.
10 Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth.
The highest R value results in the minimum overall power consumption.
11 All dynamic characteristics use VDD = 5 V.
12 Different from settling time after fuses are blown. The OTP settling time occurs once only.
13 See Figure 1 for location of measured values.
Specifications subject to change without notice.
REV. 0
–3–

No Preview Available !

AD5273
ABSOLUTE MAXIMUM RATINGS1
(TA = 25°C, unless otherwise noted.)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, +6.5 V
VA, VB, VW to GND . . . . . . . . . . . . . . . . . . . . . . . . . . GND, VDD
A–B, A–W, B–W
Intermittent2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±2 mA
Digital Input and Output Voltage to GND . . . . . . . . . . 0 V,VDD
Operating Temperature Range . . . . . . . . . . . . –40°C to +105°C
Maximum Junction Temperature (TJ MAX) . . . . . . . . . . . .150°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . . . .300°C
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . .215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220°C
Thermal Resistance3 JA, SOT-23 . . . . . . . . . . . . . . . . 230°C/W
NOTES
1 Stresses above those listed under Absolute Maximum Ratings may cause permanent
damage to the device. This is a stress rating; functional operation of the device at
these or any other conditions above those listed in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
2 Maximum terminal current is bounded by the maximum current handling of the
switches, maximum power dissipation of the package, and maximum applied voltage
across any two of the A, B, and W terminals at a given resistance.
3 Package Power Dissipation = (TJ MAX – TA)/JA
www.DataSheet4U.com
ORDERING GUIDE
Model
AD5273BRJ1-REEL7
AD5273BRJ10-REEL7
AD5273BRJ50-REEL7
AD5273BRJ100-REEL7
AD5273BRJ1-R2
AD5273BRJ10-R2
AD5273BRJ50-R2
AD5273BRJ100-R2
AD5273EVAL
Resistance
RAB (k)
1
10
50
100
1
10
50
100
*
Package
Code
RJ
RJ
RJ
RJ
RJ
RJ
RJ
RJ
NA
Package
Description
SOT23-8
SOT23-8
SOT23-8
SOT23-8
SOT23-8
SOT23-8
SOT23-8
SOT23-8
NA
*Users should order samples additionally as the evaluation kit comes with a socket but does not include the parts.
Full Container
Quantities
3000
3000
3000
3000
250
250
250
250
*
Brand
DYA
DYB
DYC
DYD
DYA
DYB
DYC
DYD
NA
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on
the human body and test equipment and can discharge without detection. Although the AD5273 features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
–4– REV. 0

No Preview Available !

W1
8A
VDD 2 AD5273 7 B
TOP VIEW
GND 3 (Not to Scale) 6 A0
SCL 4
5 SDA
Pin No.
1
2
www.DataShee3t4U.com
4
5
6
7
8
Mnemonic
W
VDD
GND
SCL
SDA
A0
B
A
PIN FUNCTION DESCRIPTIONS
Description
Wiper Terminal W
Positive Power Supply. Specified for non-OTP operation from 2.7 V to 5.5 V.
For OTP programming, VDD needs to be a minimum of 5 V.
Common Ground
Serial Clock Input. Requires Pull-Up Resistor.
Serial Data Input/Output. Requires Pull-Up Resistor.
I2C Device Address Bit
Resistor Terminal B
Resistor Terminal A
AD5273
REV. 0
–5–