90CR283.pdf 데이터시트 (총 13 페이지) - 파일 다운로드 90CR283 데이타시트 다운로드

No Preview Available !

July 2001
DS90CR283/DS90CR284
28-Bit Channel Link-66 MHz
General Description
The DS90CR283 transmitter converts 28 bits of CMOS/TTL
data into four LVDS (Low Voltage Differential Signaling) data
streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fifth LVDS link. Every
cycle of the transmit clock 28 bits of input data are sampled
and transmitted. The DS90CR284 receiver converts the
LVDS data streams back into 28 bits of CMOS/TTL data. At
www.DataSheet4U.caotmransmit clock frequency of 66 MHz, 28 bits of TTL data are
transmitted at a rate of 462 Mbps per LVDS data channel.
Using a 66 MHz clock, the data throughput is 1.848 Gbit/s
(231 Mbytes/s).
The multiplexing of the data lines provides a substantial
cable reduction. Long distance parallel single-ended buses
typically require a ground wire per active signal (and have
very limited noise rejection capability). Thus, for a 28-bit wide
data bus and one clock, up to 58 conductors are required.
With the Channel Link chipset as few as 11 conductors (4
data pairs, 1 clock pair and a minimum of one ground) are
needed. This provides a 80% reduction in required cable
width, which provides a system cost savings, reduces con-
nector physical size and cost, and reduces shielding require-
ments due to the cables’ smaller form factor.
The 28 CMOS/TTL inputs can support a variety of signal
combinations. For example, 7 4-bit nibbles or 3 9-bit (byte +
parity) and 1 control.
Features
n 66 MHz clock support
n Up to 231 Mbytes/s bandwidth
n Low power CMOS design (< 610 mW)
n Power Down mode (< 0.5 mW total)
n Up to 1.848 Gbit/s data throughput
n Narrow bus reduces cable size and cost
n 290 mV swing LVDS devices for low EMI
n PLL requires no external components
n Low profile 56-lead TSSOP package
n Rising edge data strobe
n Compatible with TIA/EIA-644 LVDS Standard
Block Diagrams
DS90CR283
DS90CR284
Order Number DS90CR283MTD
See NS Package Number MTD56
DS012889-27
DS012889-1
Order Number DS90CR284MTD
See NS Package Number MTD56
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2001 National Semiconductor Corporation DS012889
www.national.com

No Preview Available !

Pin Diagrams
DS90CR283
DS90CR284
www.DataSheet4U.com
Typical Application
DS012889-21
DS012889-22
www.national.com
DS012889-23
2

No Preview Available !

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VCC)
CMOS/TTL Input Voltage
CMOS/TTL Ouput Voltage
LVDS Receiver Input Voltage
LVDS Driver Output Voltage
LVDS Output Short Circuit
−0.3V to +6V
−0.3V to (VCC + 0.3V)
−0.3V to (VCC + 0.3V)
−0.3V to (V CC + 0.3V)
−0.3V to (VCC + 0.3V)
Duration
Continuous
Junction Temperature
+150˚C
Storage Temperature Range
−65˚C to +150˚C
Lead Temperature
(Soldering, 4 sec.)
www.DataSheeMt4aUxi.mcoumm Package Power Dissipation @ +25˚C
+260˚C
MTD56(TSSOP) Package:
DS90CR283
1.63W
DS90CR284
1.61W
Package Derating:
DS90CR283
12.5 mW/˚C above +25˚C
DS90CR284
12.4 mW/˚C above +25˚C
This device does not meet 2000V ESD rating (Note 4)
Recommended Operating
Conditions
Supply Voltage (VCC)
Operating Free Air
Temperature (TA)
Receiver Input Range
Supply Noise Voltage
(VCC)
Min Nom Max
4.75 5.0 5.25
Units
V
−10 +25 +70
0 2.4
˚C
V
100 mVP-P
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
Parameter
Conditions
CMOS/TTL DC SPECIFICATIONS
VIH High Level Input Voltage
VIL Low Level Input Voltage
VOH High Level Output Voltage
VOL Low Level Output Voltage
VCL Input Clamp Voltage
IIN Input Current
IOS Output Short Circuit Current
LVDS DRIVER DC SPEClFlCATIONS
IOH = −0.4 mA
IOL = 2 mA
ICL = −18 mA
VIN = VCC, GND, 2.5V or 0.4V
VOUT = 0V
VOD
VOD
Differential Output Voltage
Change in VOD between
Complementary Output States
RL = 100
VOS
VOS
Offset Voltage
Change in Magnitude of VOS
between Complementary Output
States
IOS Output Short Circuit Current
IOZ Output TRI-STATE® Current
LVDS RECEIVER DC SPECIFlCATIONS
VOUT = OV, R L = 100
Power Down = 0V, VOUT = 0V or VCC
VTH Differential Input High Threshold
VTL Differential Input Low Threshold
IIN Input Current
TRANSMITTER SUPPLY CURRENT
VCM = +1.2V
VIN = +2.4V, VCC = 5.0V
VIN = 0V, VCC = 5.0V
ICCTW
Transmitter Supply Current,
Worst Case
RL = 100, C L = 5 pF,
Worst Case Pattern
f = 32.5 MHz
f = 37.5 MHz
(Figures 1, 2)
f = 66 MHz
ICCTZ
Transmitter Supply Current,
Power Down
Power Down = Low
Driver Outputs in TRI-STATE
under Power Down Mode
Min
2.0
GND
3.8
250
1.1
−100
Typ
4.9
0.1
−0.79
±5.1
290
1.25
−2.9
±1
49
51
70
1
Max
VCC
0.8
0.3
−1.5
±10
−120
450
35
1.375
35
−5
±10
+100
±10
±10
63
64
84
25
Units
V
V
V
V
V
µA
mA
mV
mV
V
mV
mA
µA
mV
mV
µA
µA
mA
mA
mA
µA
3 www.national.com