ISL6537A.pdf 데이터시트 (총 15 페이지) - 파일 다운로드 ISL6537A 데이타시트 다운로드

No Preview Available !

®
Data Sheet
February 9, 2005
ISL6537A
FN9143.3
ACPI Regulator/Controller for
Dual Channel DDR Memory Systems
The ISL6537A provides a complete ACPI compliant power
solution for up to 4 DIMM dual channel DDR/DDR2 Memory
systems. Included are both a synchronous buck controller to
supply VDDQ during S0/S1 and S3 states. During S0/S1 state,
a fully integrated sink-source regulator generates an accurate
(VDDQ/2) high current VTT voltage without the need for a
negative supply. A buffered version of the VDDQ/2 reference is
www.DataSheperot4vUid.ceodmas VREF. A second PWM controller, which requires
external MOSFET drivers, is available for regulation of the
GMCH Core voltage. An LDO controller is also integrated for
the CPU VTT termination voltage regulation and the DAC.
The switching PWM controller drives two N-Channel
MOSFETs in a synchronous-rectified buck converter
topology. The synchronous buck converter uses voltage-
mode control with fast transient response. The switching
regulator provides a maximum static regulation tolerance of
±2% over line, load, and temperature ranges. The output is
user-adjustable by means of external resistors down to 0.8V.
An integrated soft-start feature brings all outputs into
regulation in a controlled manner when returning to S0/S1
state from any sleep state. During S0 the VIDPGD signal
indicates that the GMCH and CPU VTT termination voltage
is within spec and operational.
All outputs, except VDAC, have undervoltage protection.
The switching regulator also has overvoltage and
overcurrent protection. Thermal shutdown is integrated.
Pinout
ISL6537A (QFN)
TOP VIEW
28 27 26 25 24 23 22
5VSBY 1
21 DRIVE3
S3# 2
P12V 3
GND 4
DDR_VTT 5
GND
29
20 FB3
19 PWM4
18 FB4
17 COMP4
DDR_VTT 6
16 COMP
VDDQ 7
15 FB
8 9 10 11 12 13 14
Features
• Generates 5 Regulated Voltages
- Synchronous Buck PWM Controller for DDR VDDQ
- 3A Integrated Sink/Source Linear Regulator with
Accurate VDDQ/2 Divider Reference for DDR VTT
- PWM Regulator for GMCH Core
- LDO Regulator for CPU/GMCH VTT Termination
- LDO Regulator for DAC
• ACPI compliant sleep state control
• Glitch-free Transitions During State Changes
• Integrated VREF Buffer
• VDDQ PWM Controller Drives Low Cost N-Channel
MOSFETs
• 250kHz Constant Frequency Operation
- Both PWM controllers are Phase Shifted 180°
• Tight Output Voltage Regulation
- All Outputs: ±2% Over Temperature
• Fully-Adjustable Outputs with Wide Voltage Range: Down
to 0.8V supports DDR and DDR2 Specifications
• Simple Single-Loop Voltage-Mode PWM Control Design
• Fast PWM Converter Transient Response
• Under and Overvoltage Monitoring
• OCP on the VDDQ Switching Regulator
• Integrated Thermal Shutdown Protection
• Pb-Free Available (RoHS Compliant)
Applications
Single and Dual Channel DDR Memory Power Systems in
ACPI compliant PCs
Graphics cards - GPU and memory supplies
• ASIC power supplies
• Embedded processor and I/O supplies
• DSP supplies
Ordering Information
TEMP. RANGE
PART NUMBER
(°C)
PACKAGE
ISL6537ACR
0 to 70
28 Ld 6x6 QFN
ISL6537ACRZ
(See Note)
0 to 70
28 Ld 6x6 QFN
(Pb-free)
*Add “-T” suffix to part number for tape and reel packaging.
PKG. DWG.
#
L28.6x6
L28.6x6
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which are
RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004, 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

Block Diagram
PWM4
COMP4
FB4
EA4
DRIVE2
FB2
P12V
EA2
DRIVE3
FB3
P12V
EA3
180°
PHASE
SHIFT
5VSBY
P12V
S3# S5#
FB
COMP
POR
EA1
MONITOR AND CONTROL
SOFTSTART & ENABLE A
SOFTSTART & ENABLE B
SOFTSTART & ENABLE C
ENABLE DDR_VTT
ENABLE VIDPGD
VOLTAGE
REFERENCE
0.800V
0.680V (-15%)
0.920V (+15%)
EA1 ACTIVE
IN S3
FAULT
S3
UV
UV/OV
UV
UV/OV
250kHz
OSCILLATOR
PWM
5VSBY
BOOT
UGATE
LGATE
OC
COMP 20µA
PHASE
OCSET
VTT
REG
RL
VTTSNS
VDDQ(2)
VTT(2)
RU
VREF_IN
VREF_OUT
VIDPGD
GND PAD
GND(2)

No Preview Available !

ISL6537A
Simplified Power System Diagram
5VSBY
12V
3V3ATX
VGMCH
+
Q3
Q4
SLP_S3
SLP_S5
SLEEP
STATE
LOGIC
PWM
CONTROLLER
ISL6537A
PWM
CONTROLLER
www.DataSheet4U.com
Q5
VTT_GMCH/CPU
+
VTT
REGULATOR
LINEAR
CONTROLLER
LINEAR
CONTROLLER
5VDUAL
Q1
VDDQ
+
Q2
3V3ATX
VREF
VTT
+
Q6
+
VDAC
Typical Application
3VDUAL
5VSBY 12V
5VDUAL
VGMCH
VTT_GMCH/CPU
VDAC
ATX3V3
SLP_S5
SLP_S3
Q3
Q4
R5
C7 R7
Q5
C5
C6 R6
R8
ATX3V3 R9
R10
VIDPGD
S5#
S3#
BOOT
OCSET
PWM4
ISL6537A
UGATE
PHASE
COMP4
FB4
LGATE
DDR_VDDQ(x2)
COMP
FB
DRIVE2
FB2
VREF_OUT
VREF_IN
DBOOT
ROCSET
CBOOT
C1
R2 C2
R4
Q6 DRIVE3
FB3
R11
R12
DDR_VTT(x2)
DDR_VTTSNS
Q1
VDDQ_DDR
+
Q2
R3 C3
R1
VREF
VTT_DDR
3 FN9143.3

No Preview Available !

ISL6537A
Absolute Maximum Ratings
5VSBY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to +7V
P12V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to +14V
Absolute Boot Voltage, VBOOT . . . . . . . . . . . . . . . . . . . . . . . +15.0V
Upper Driver Supply Voltage, VBOOT - VPHASE . . . . . . . . . . . +6.0V
All other Pins . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 5VCC + 0.3V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TBD
Thermal Information
Thermal Resistance (Typical, Notes 1, 2) θJA (°C/W) θJC (°C/W)
QFN Package . . . . . . . . . . . . . . . . . . .
32
5
Maximum Junction Temperature (Plastic Package) . . . . . . . 150°C
Maximum Storage Temperature Range . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300°C
Recommended Operating Conditions
Supply Voltage on 5VSBY . . . . . . . . . . . . . . . . . . . . . . . . +5V ±10%
Supply Voltage on P12V . . . . . . . . . . . . . . . . . . . . . . . . +12V ±10%
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Junction Temperature Range. . . . . . . . . . . . . . . . . . . . 0°C to 125°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
www.DataSheet4U.com
NOTE:
1. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
2. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. Refer to Block and Simplified Power System
Diagrams and Typical Application Schematics
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
5VSBY SUPPLY CURRENT
Nominal Supply Current
POWER-ON RESET
ICC_S0
ICC_S5
S3# & S5# HIGH, UGATE/LGATE Open
5.5 7.0 8.0
S5# LOW, S3# Don’t Care, UGATE/LGATE Open -
700 850
mA
µA
Rising 5VSBY POR Threshold
4.10 - 4.45
V
Falling 5VSBY POR Threshold
3.60 - 3.95
V
Rising P12V POR Threshold
10.0 - 10.5
V
Falling P12V POR Threshold
8.80 - 9.75
V
OSCILLATOR AND SOFT-START
PWM Frequency
Ramp Amplitude
Soft-Start Interval
REFERENCE VOLTAGE
fOSC
VOSC
tSS
220 250 280
- 1.5 -
6.5 8.2 9.5
kHz
V
ms
Reference Voltage
System Accuracy
VREF
- 0.800 -
-2.0 - +2.0
V
%
VDDQ AND VGMCH PWM CONTROLLER ERROR AMPLIFIERS
DC Gain
Guaranteed By Design
- 80 -
dB
Gain-Bandwidth Product
GBWP
15 - - MHz
Slew Rate
CONTROL I/O (S3#, S5#)
SR
- 6 - V/µs
LOW Level Input Threshold
0.75 -
-
V
HIGH Level Input Threshold
- - 2.2 V
PWM CONTROLLER GATE DRIVERS
UGATE and LGATE Source
UGATE and LGATE Sink
IGATE
IGATE
- -0.8 -
- 0.8 -
A
A
4 FN9143.3

No Preview Available !

ISL6537A
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. Refer to Block and Simplified Power System
Diagrams and Typical Application Schematics (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
VTT REGULATOR
Upper Divider Impedance
Lower Divider Impedance
VREF_OUT Buffer Source Current
Maximum VTT Load Current
RU - 2.5 -
RL - 2.5 -
IVREF_OUT
- -2
IVTT_MAX Periodic load applied with 30% duty cycle and -3 - 3
10ms period using ISL6537A_6506EVAL1
evaluation board (see Application Note AN1124)
k
k
mA
A
LINEAR REGULATORS
DC Gain
Guaranteed By Design
- 80 -
dB
www.DataSheGeta4inU.Bcaonmdwidth Product
GBWP
15 - - MHz
Slew Rate
DRIVEn High Output Voltage
SR
DRIVEn Unloaded
-6
9.75 10.0
-
-
V/µs
V
DRIVEn Low Output Voltage
- 0.16 0.50
V
DRIVEn High Output Source Current
DRIVEn Low Output Sink Current
VIDPGD
VFB = 770mV, VDRIVEn = 0V
VFB = 830mV, VDRIVEn = 10V
- 1.7 2.6 mA
- 1.20 2.00 mA
VTT_GMCH/CPU Rising Threshold
VTT_GMCH/CPU Falling Threshold
PROTECTION
S0
S0
.725 .740 -
- 0.700 0.715
V
V
OCSET Current Source
VTT_DDR Current Limit
VDDQ OV Level
VDDQ UV Level
VTT_DDR OV Level
VTT_DDR UV Level
VGMCH UV Level
VTT_GMCH/CPU UV Level
Thermal Shutdown Limit
IOCSET
By Design
VFB/VREF S0/S3
VFB/VREF S0/S3
VTT/VVREF_IN S0
VTT/VVREF_IN S0
VFB4/VREF S0
VFB2/VREF S0
TSD By Design
18 20 22
-3.3 - 3.3
- 115 -
- 75 -
- 115 -
- 85 -
- 75 -
- 75 -
- 140 -
µA
A
%
%
%
%
%
%
°C
Functional Pin Description
5VSBY (Pin 1)
5VSBY is the bias supply of the ISL6537A. It is typically
connected to the 5V standby rail of an ATX power supply.
During S4/S5 sleep states the ISL6537A enters a reduced
power mode and draws less than 1mA (ICC_S5) from the
5VSBY supply. The supply to 5VSBY should be locally
bypassed using a 0.1µF capacitor.
P12V (Pin 3)
The VTT regulation circuit and the Linear Drivers are
powered by P12V. P12V is not required during S3/S4/S5
operation. P12V is typically connected to the +12V rail of an
ATX power supply.
GND (Pins 4, 27, 29)
The GND terminals of the ISL6537A provide the return path
for the VTT LDO, and switching MOSFET gate drivers. High
ground currents are conducted directly through the exposed
paddle of the QFN package which must be electrically
connected to the ground plane through a path as low in
inductance as possible.
UGATE (Pin 26)
Connect this pin to the upper MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the upper
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the upper
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the upper MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
5 FN9143.3