ISL6745.pdf 데이터시트 (총 8 페이지) - 파일 다운로드 ISL6745 데이타시트 다운로드

No Preview Available !

®
Data Sheet
September 1, 2005
ISL6745
www.DataSheet4U.com
FN9161.6
Bridge Controller with Precision Dead
Time Control
The ISL6745 is a low-cost double-ended voltage-mode
PWM controller designed for half-bridge and full-bridge
power supplies and line-regulated bus converters. It
provides precise control of switching frequency, adjustable
soft-start, and overcurrent shutdown. In addition, the
ISL6745 allows for accurate adjustment of MOSFET non-
overlap time (“deadtime”) with deadtimes as low as 35ns,
allowing power engineers to optimize the efficiency of open-
loop bus converters. The ISL6745 also includes a control
voltage input for closed-loop PWM and line voltage feed-
forward functions.
Low start-up and operating currents allow for easy biasing in
both AC/DC and DC/DC applications. This advanced
BiCMOS design also features adjustable switching
frequency up to 1MHz, 1A FET drivers, and very low
propagation delays for a fast response to overcurrent faults.
The ISL6745 is available in a space-saving MSOP-10
package and is guaranteed to meet rated specifications over
a wide -40°C to 105°C temperature range.
Ordering Information
TEMP. RANGE
PART NUMBER
(°C)
PACKAGE
PKG.
DWG. #
ISL6745AU
-40 to 105 10 Ld MSOP M10.118
ISL6745AUZ
(See Note)
-40 to 105
10 Ld MSOP M10.118
(Pb-free)
Add -T suffix to part number for tape and reel packaging
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Features
• Precision Duty Cycle and Deadtime Control
• 100µA Start-up Current
• Adjustable Delayed Overcurrent Shutdown and Re-Start
• Adjustable Oscillator Frequency Up to 2MHz
• 1A MOSFET Gate Drivers
• Adjustable Soft-Start
• Internal Over Temperature Protection
• 35ns Control to Output Propagation Delay
• Small Size and Minimal External Component Count
• Input Undervoltage Protection
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Half-bridge Converters
• Full-bridge Converters
• Line-regulated Bus Converters
• AC/DC Power Supplies
• Telecom, Datacom, and File Server Power
Pinout
ISL6745 (MSOP)
TOP VIEW
SS 1
RTD 2
VERR 3
CS 4
CT 5
10 VDD
9 VDDP
8 OUTB
7 OUTA
6 GND
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004-2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

Internal Architecture
VDD
GND
UVLO
+
-
INTERNAL
BG OT SHUTDOWN
130 - 150 C
VBIAS
5.00 V
VBIAS
RTD
IRTD
VBIAS
160 uA
ON
CT
2.0 V
2.8 V
0.8 V
- PEAK
+
- VALLEY
+
S Q CLK
RQ
RESET
DOMINANT
IDCH
ON
CS
VERR
VBIAS
15 uA
CT
0.8
0.6 V
+
-
OC DETECT
PWM COMPARATOR
+
--
SS
0.8
FL
Q
T
Q
PWM TOGGLE
SS CLAMP
-
+
VBIAS
4.0 V
+
-
SS CHARGED
SQ
RQ
OC LATCH
VDDP
OUTA
VBIAS
ON
OUTB
70 uA
+
-
3.9 V
SS
15 uA
Q
50 µS
Q
RETRIGGERABLE
ONE SHOT
SQ
RQ
PWM LATCH
SET
DOMINANT
VBIAS UV
4.65V 4.80V
SS LOW
+ 0.27 V
-
FAULT LATCH
SET DOMINANT
S Q FL
SS
RQ
-
+
BG
VBIAS

No Preview Available !

ISL6745
Absolute Maximum Ratings
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . GND - 0.3V to +20.0V
OUTA, OUTB . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to VDD
Signal Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 5V
Peak GATE Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1A
ESD Classification
Human Body Model (Per JEDEC22 std. Method A114-B) . Class 2
Machine Model (Per JEDEC22 std. Method A115-A). . . . .Class A
Thermal Information
www.DataSheet4U.com
Thermal Resistance (Typical, Note 1)
θJA (°C/W)
10 Lead MSOP. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
128
Maximum Junction Temperature . . . . . . . . . . . . . . . . -55°C to 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300°C
Operating Conditions
Temperature Range
ISL6745AU . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to 105°C
Supply Voltage Range (Typical). . . . . . . . . . . . . . . . . . . . 9-16 VDC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. All voltages are to be measured with respect to GND, unless otherwise specified.
Electrical Specifications
Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application
schematic. 9V < VDD< 16V, RTD = 51.1k, CT = 470pF, TA = -40°C to 105°C (Note 4), Typical values are at
TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SUPPLY VOLTAGE
Start-Up Current, IDD
Operating Current, IDD
UVLO START Threshold
VDD< START Threshold
COUTA,B = 1nF
- - 175 µA
- 5 8.5 mA
5.9 6.3 6.6
V
UVLO STOP Threshold
5.3 5.7 6.3
V
Hysteresis
- 0.6 -
V
CURRENT SENSE
Current Limit Threshold
0.55 0.6 0.65
V
CS to OUT Delay
(Note 4)
- 35 - ns
CS Sink Current
8 10 - mA
Input Bias Current
-1 -
1 µA
PULSE WIDTH MODULATOR
Minimum Duty Cycle
Maximum Duty Cycle
VERR to PWM Comparator Input Gain
CT to PWM Comparator Input Gain
SS to PWM Comparator Input Gain
VERROR < CT Offset
- - 0%
CT = 470pF, RTD = 51.1k
- 94 - %
CT = 470pF, RTD = 1.1k(Note 4)
-
99
-
%
- 0.8 - V/V
(Note 4)
- 1 - V/V
(Note 4)
- 0.8 - V/V
3

No Preview Available !

ISL6745
Electrical Specifications
Recommended operating conditions unless otherwise noted. Refer to Block Diagrwamwwan.Dd aTytapSichael eAtp4pUli.ccaotiomn
schematic. 9V < VDD< 16V, RTD = 51.1k, CT = 470pF, TA = -40°C to 105°C (Note 4), Typical values are at
TA = 25°C (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
OSCILLATOR
Charge Current
RTD Voltage
Discharge Current Gain
TA = 25°C
143 156 170 µA
1.925 2 2.075 V
45 - 65 µA/µA
CT Valley Voltage
CT Peak Voltage
SOFT-START
0.75
2.70
0.8
2.80
0.85
2.90
V
V
Net Charging Current
45 - 68 µA
SS Clamp Voltage
3.8 4.0 4.2
V
Overcurrent Shutdown Threshold Voltage
(Note 4)
- 3.9 -
V
Overcurrent Discharge Current
12 15 23 µA
Reset Threshold Voltage
(Note 4)
0.25 0.27 0.30
V
OUTPUT
High Level Output Voltage (VOH)
Low Level Output Voltage (VOL)
Rise Time
Fall Time
THERMAL PROTECTION
VDD - VOUTA or VOUTB,
IOUT = -100mA
IOUT = 100mA
CGATE = 1nF, VDD = 12V
CGATE = 1nF, VDD = 12V
-
0.5 2.0
V
-
0.5 1.0
V
- 17 60 ns
- 20 60 ns
Thermal Shutdown
(Note 4)
- 145 -
°C
Thermal Shutdown Clear
(Note 4)
- 130 -
°C
Hysteresis, Internal Protection
(Note 4)
- 15 - °C
NOTES:
3. Specifications at -40°C are guaranteed by design, not production tested.
4. Guaranteed by design, not 100% tested in production.
4

No Preview Available !

Typical Performance Curves
65
ISL6745
1-104
www.DataSheet4U.com
60 CT =
1000pF
680pF
1-103
470pF
55
CT = 270pF
50
100 CT = 100pF
45
40
0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
RTD CURRENT (mA)
FIGURE 1. OSCILLATOR CT DISCHARGE CURRENT GAIN
1010 20 30 40 50 60 70 80
RTD (k)
FIGURE 2. DEADTIME vs CAPACITANCE
90
100
600
500
400
300
200
100
0
100 200 300 400 500 600 700 800 900 1000
CT (pF)
FIGURE 3. CAPACITANCE vs OSCILLATOR FREQUENCY
(RTD = 49.9k)
1.03
1.02
1.01
1.00
0.99
0.98
0.97
0.96
0.95-40 -25 -10 5 20 35 50 65 80 95 110
TEMPERATURE (°C)
FIGURE 4. CHARGE CURRENT vs TEMPERATURE
1.07
1.06
1.05
1.04
1.03
1.02
1.01
1.00
0.99
0.98
0
10 20 30 40 50 60 70 80 90
RTD (k)
FIGURE 5. TIMING CAPACITOR VOLTAGE vs RTD
100
5