PSA3920C-LF.pdf 데이터시트 (총 2 페이지) - 파일 다운로드 PSA3920C-LF 데이타시트 다운로드

No Preview Available !

9939 Via Pasar • San Diego, CA 92126
TEL (858) 621-2700 FAX (858) 621-2722
PSA3920C-LF
PHASE LOCKED LOOP
Rev A1
PHASE NOISE (1 Hz BW, typical)
FEATURES
• Frequency Range: 3920 - 3920 MHz
• Step Size:
20000 KHz
PLL-24H - Style Package
APPLICATIONS
• Telecommunications
• Satellite
Telemetry
PERFORMANCE SPECIFICATIONS
Frequency Range
VALUE
3920 - 3920
Phase Noise @ 10 kHz offset (1 Hz BW, typ.)
-95
Harmonic Suppression (2nd, typ.)
Sideband Spurs (typ.)
-15
-70
Power Output
3±2
Load Impedance
Step Size
50
20000
Charge Pump Output Current
5000
Switching Speed (typ., adjacent channel)
Startup Lock Time (typ.)
Operating Temperature Range
1
2
-40 to 85
Package Style
PLL-24H
POWER SUPPLY REQUIREMENTS
Supply Voltage (Vcc, nom.)
5
Supply Current (Icc, typ.)
40
All specifications are typical unless otherwise noted and subject to change without notice.
APPLICATION NOTES
wwAwN.D-1a0ta7Sh:eeHt4oUw.cotmo Solder Z-COMM VCOs / PLLs
AN-200 : Mounting and Grounding of Z-COMM PLLs
AN-201 : PLL Fundamentals
AN-202 : PLL Functional Description
NOTES:
Reference Oscillator Signal: 5 MHz< <100 MHz
Prescaler: 32
Frequency Synthesizer: Analog Devices - ADF4106
© Z-Communications, Inc.
Page 1
UNITS
MHz
dBc/Hz
dBc
dBc
dBm
KHz
mSec
mSec
°C
Vdc
mA
All rights reserved

No Preview Available !

LOW COST - HIGH PERFORMANCE
PHASE LOCKED LOOP
VCO TUNING CURVE, typ.
3960
3950
3940
3930
3920
3910
3900
3890
3880
3870
3860
3850
3840
3830
3820
3810
3800
3790
3780
3770
3760
0 0.5 1 1.5 2 2.5 3
TUNING VOLTAGE (Vdc)
VCO POWER CURVE, typ.
5
3.5
PSA3920C-LF
PAGE 2
85 °c
25 °c
-40 °c
4 4.5
4
3
2 25 °c
1
0
3779
3794
3810
3827 3845 3867 3889
FREQUENCY (MHz)
3911
3931
3948
PHYSICAL DIMENSIONS
SIDE VIEW
-.025
.000
.153
.238
.323
.408
.493
.578
.663
.816
.841
www.DataSheet4U.com
PIN 1
BOTTOM
SEE DETAIL B
SEE DETAIL A
1
2
3
4
5
6
7
DETAIL A
TABS RANGE:
SEE NOTE 5
(4 PLACES)
24 23 22 21 20
TOP
19
18
17
16
15
14
13
8 9 10 11 12
.055
DETAIL B (TYP)
(8 PLACES)
.015
.030
1. The inside radius of all 24 half holes at the perimeter of
the board are plated to provide a surface for the
attachment of the PLL Module to the PCB. 16 pads are
for grounding, 8 pads are for signal interface.
2. The surface of the shield is tin-plated and may be
soldered to. The shield’s base metal is cold-rolled steel.
3. The ground plane on the bottom side is ground and
attaches to a ground track on the top side of the board
as well as to the shield.
4. Unless otherwise noted all dimensions are in inches.
5. Unless otherwise noted all tolerances are as follows:
.xxx = ± .010.
P1 RF OUTPUT
P2-4 GROUND
P5 REFERENCE OSCILLATOR INPUT
P6 GROUND
P7 CLOCK
P8 DATA
P9 GROUND
P10 LOAD ENABLE
P11 GROUND
P12 LOCK DETECT
P13 VCC
P14 GROUND
P15 GROUND
P16 GROUND
P17 NO CONNECTION
P18-24 GROUND
© Z-Communications, Inc.
Page 2
Printed in the U.S.A.