ISL70001SEH.pdf 데이터시트 (총 21 페이지) - 파일 다운로드 ISL70001SEH 데이타시트 다운로드

No Preview Available !

DATASHEET
ISL70001SEH, ISL70001SRH
Radiation Hardened and SEE Hardened 6A Synchronous Buck Regulator
FN7956
Rev 3.00
February 22, 2014
The ISL70001SEH, ISL70001SRH are radiation hardened and
SEE hardened high efficiency monolithic synchronous buck
regulators with integrated MOSFETs. This single chip power
solution operates over an input voltage range of 3V to 5.5V
and provides a tightly regulated output voltage that is
externally adjustable from 0.8V to ~85% of the input voltage.
Output load current capacity is 6A for TJ < +145°C.
High integration and class leading radiation tolerance makes
the ISL70001SEH, ISL70001SRH ideal choices to power
many of today’s small form factor applications. Two devices
can be synchronized to provide a complete power solution for
large scale digital ICs, like field programmable gate arrays
(FPGAs) that require separate core and I/O voltages.
In applications where the ENABLE input is tied high to PVIN we
recommend that the input voltage ramp rate be equal to or
greater than 10V/ms. This is to prevent unwanted voltage from
prematurely appearing on the output.
For a PVIN voltage that has a slower ramp rate or is stepped up
we recommend use of the ISL70001ASEH. Ensuring that the
ENABLE input is held low until the chosen VINPOR is satisfied
will prevent this ‘false start’.
Applications
• FPGA, CPLD, DSP, CPU core or I/O voltages
• Low-voltage, high-density distributed power systems
Related Literature
AN1518 ISL70001SRHEVAL1Z Evaluation Board,
Single Event Effects (SEE) Testing of the ISL70001SRH
Synchronous Buck Regulator
Total Dose Testing of the ISL70001SRH Hardened Point of
Load Regulator
Features
• ±1% reference voltage over line, load, temperature and
radiation
• Current mode control for excellent dynamic response
• Full Mil-temp range operation (TA = -55°C to +125°C)
• High efficiency >90%
• Fixed 1MHz operating frequency
• Available in a thermally enhanced heatsink package - R48.B
• Operates from 3V to 5.5V supply
• Adjustable output voltage
- Two external resistors set VOUT from 0.8V to ~85% of VIN
• Bidirectional SYNC pin allows two devices to be
synchronized 180° out-of-phase
• Starts into prebiased load
• Power-good output voltage monitor
• Adjustable analog soft-start
• Input undervoltage, output undervoltage and output
overcurrent protection
• Electrically screened to DLA SMD 5962-09225
• QML qualified per MIL-PRF-38535 requirements
• EH version is wafer-by-wafer acceptance tested for ELDRS
• Radiation hardness
- Total dose [50-300rad(Si)/s] . . . . . . . . . 100krad(Si) (min)
- Total dose [<10mrad(Si)/s] . . . . . . . . . . . .50krad(Si) (min)
• SEE hardness
- SEL and SEB LETeff . . . . . . . . . . . 86.4MeV/mg/cm2 (min)
-
SEFI
cm2
X-section
(max)
(LETeff
=
86.4MeV/mg/cm2)
1.4
x
10-6
- SET LETeff (<1 pulse perturbation) 86.4MeV/mg/cm2
(min)
5V SUPPLY
ISL70001SEH
SYNCH
ISL75051SEH
CORE
AUX
RAD TOLERANT
FPGA
ISL70001SEH
SYNCH
I/O
FIGURE 1. TYPICAL APPLICATION
FN7956 Rev 3.00
February 22, 2014
95
90
85
80
75
70
0123456
LOAD CURRENT (A)
FIGURE 2. EFFICIENCY 5V INPUT TO 3.3V OUTPUT, TA = +25°C
Page 1 of 21

No Preview Available !

ISL70001SEH, ISL70001SRH
Functional Block Diagram
PORSEL
SS
FB
PGOOD
REF
SYNC
M/S
POWER-ON
RESET (POR)
SOFT
START
SLOPE
COMPENSATION
EA GM
COMPENSATION
PWM
CONTROL
LOGIC
CURRENT
SENSE
GATE
DRIVE
UV
POWER-GOOD
PWM
REFERENCE
0.6V
BIT
TRIM
FIGURE 3. FUNCTIONAL BLOCK DIAGRAM
PVINx
LXx
PGNDx
TDI
TDO
ZAP
FN7956 Rev 3.00
February 22, 2014
Page 2 of 21

No Preview Available !

ISL70001SEH, ISL70001SRH
Ordering Information
ORDERING NUMBER
(Note 2)
PART NUMBER
TEMP. RANGE
(°C)
PACKAGE
(RoHS Compliant)
PKG.
DWG. #
5962R0922502VXC
ISL70001SEHVF (Note 1)
-55 to +125
48 Ld CQFP
R48.A
5962R0922502VYC
ISL70001SEHVFE (Note 1)
-55 to +125
48 Ld CQFP With Heatsink R48.B
5962R0922502V9A
ISL70001SEHVX
-55 to +125
Die
5962R0922501VXC
ISL70001SRHVF (Note 1)
-55 to +125
48 Ld CQFP
R48.A
5962R0922501QXC
ISL70001SRHQF (Note 1)
-55 to +125
48 Ld CQFP
R48.A
5962R0922501V9A
ISL70001SRHVX
-55 to +125
Die
ISL70001SRHF/PROTO
ISL70001SRHF/PROTO (Note 1)
-55 to +125
48 Ld CQFP
R48.A
ISL70001SEHFE/PROTO
ISL70001SEHFE/PROTO (Note 1)
-55 to +125
48 Ld CQFP With Heatsink R48.B
ISL70001SRHX/SAMPLE
ISL70001SRHX/SAMPLE
-55 to +125
Die
ISL70001SRHEVAL1Z
Evaluation Board
NOTES:
1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both
SnPb and Pb-free soldering operations.
2. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the
Ordering Information table on must be used when ordering.
Pin Configuration
ISL70001SEH, ISL70001SRH
(48 LD CQFP)
TOP VIEW
M/S
ZAP
TDI
TDO
PGOOD
SS
DVDD
DVDD
DGND
DGND
AGND
AGND
6 5 4 3 2 1 48 47 46 45 44 43
7 42
8 41
9 40
10 39
11 38
12 37
13 * HEATSINK 36
14 35
15 34
16 33
17 32
1819 20 21 22
23 24 25
26
27 28
31
29 30
PVIN3
LX3
PGND3
PGND3
PGND4
PGND4
LX4
PVIN4
PVIN4
PVIN5
PVIN5
LX5
* Heatsink available in R48.B package
FN7956 Rev 3.00
February 22, 2014
Page 3 of 21

No Preview Available !

ISL70001SEH, ISL70001SRH
Pin Descriptions
PIN NUMBER
1, 2, 27, 28, 29, 30,
37, 38, 39, 40, 47,
48
3, 26, 31, 36, 41,
46
PIN NAME
PGNDx
LXx
4, 5, 24, 25, 32, 33,
34, 35, 42, 43, 44,
45
6
PVINx
SYNC
7 M/S
8 ZAP
9 TDI
10 TDO
11 PGOOD
12 SS
13, 14
15, 16
17, 18
19
20
DVDD
DGND
AGND
AVDD
REF
DESCRIPTION
These pins are the power grounds associated with the corresponding internal power blocks. Connect these pins
directly to the ground plane. These pins should also connect to the negative terminals of the input and output
capacitors. Locate the input and output capacitors as close as possible to the IC.
These pins are the outputs of the corresponding internal power blocks and should be connected to the output
filter inductor. Internally, these pins are connected to the synchronous MOSFET power switches. To minimize
voltage undershoot, it is recommended that a Schottky diode be connected from these pins to PGNDx. The
Schottky diode should be located as close as possible to the IC.
These pins are the power supply inputs to the corresponding internal power blocks. These pins must be
connected to a common power supply rail, which must fall in the range of 3V to 5.5V. Bypass these pins directly
to PGNDx with ceramic capacitors located as close as possible to the IC.
This pin is the synchronization I/O for the IC. When configured as an output (Master mode), this pin drives the
SYNC input of another ISL70001SEH, ISL70001SRH. When configured as an input (Slave mode), this pin
accepts the SYNC output from another ISL70001SEH, ISL70001SRH or an external clock. Synchronization of
the slave unit is 180° out-of-phase with respect to the master unit. If synchronizing to an external clock, the
clock must be SEE hardened and the frequency must be within the range of 1MHz ±20%.
This pin is the Master/Slave input for selecting the direction of the bidirectional SYNC pin. For SYNC = Output
(Master mode), connect this pin to DVDD. For SYNC = Input (Slave mode), connect this pin to DGND.
This pin is a trim input and is used to adjust various internal circuitry. Connect this pin to DGND.
This pin is the test data input of the internal BIT circuitry. Connect this pin to DGND.
This pin is the test data output of the internal BIT circuitry. Connect this pin to DGND.
This pin is the power-good output. This pin is an open-drain logic output that is pulled to DGND when the output
voltage is outside a ±11% typical regulation window. This pin can be pulled up to any voltage from 0V to 5.5V,
independent of the supply voltage. A nominal 1kΩ to 10kΩ pull-up resistor is recommended. Bypass this pin to
DGND with a 10nF ceramic capacitor to mitigate SEE.
This pin is the soft-start input. Connect a ceramic capacitor from this pin to DGND to set the soft-start output
ramp time in accordance with Equation 1:
tSS = CSS VREF ISS
(EQ. 1)
Where:
tSS = Soft-start output ramp time
CSS = Soft-start capacitor
VREF = Reference voltage (0.6V typical)
ISS = Soft-start charging current (23µA typical)
Soft-start time is adjustable from approximately 2ms to 200ms.
The range of the soft-start capacitor should be 82nF to 8.2µF, inclusive.
These pins are the bias supply inputs to the internal digital control circuitry. Connect these pins together at the
IC and locally filter them to DGND using a 1Ω resistor and a 1µF ceramic capacitor. Locate both filter
components as close as possible to the IC.
These pins are the digital ground associated with the internal digital control circuitry. Connect these pins
directly to the ground plane.
These pins are the analog ground associated with the internal analog control circuitry. Connect these pins
directly to the ground plane. Reference “Metallization Mask Layout” on page 17, pad 13 is labeled PGND and
is pin 17 on the packaged device. These 2 pads are to be connected together when using the die product.
This pin is the bias supply input to the internal analog control circuitry. Locally filter this pin to AGND using a 1Ω
resistor and a 1µF ceramic capacitor. Locate both filter components as close as possible to the IC.
This pin is the internal reference voltage output. Bypass this pin to AGND with a 220nF ceramic capacitor
located as close as possible to the IC. The bypass capacitor is needed to mitigate SEE. No current (sourcing or
sinking) is available from this pin.
FN7956 Rev 3.00
February 22, 2014
Page 4 of 21

No Preview Available !

ISL70001SEH, ISL70001SRH
Pin Descriptions (Continued)
PIN NUMBER
21
22
23
PIN NAME
FB
EN
PORSEL
Heatsink
DESCRIPTION
This pin is the voltage feedback input to the internal error amplifier. Connect a resistor from FB to VOUT and
from FB to AGND to adjust the output voltage in accordance with Equation 2:
VOUT = VREF  1 + RT RB
(EQ. 2)
Where:
VOUT = Output voltage
VREF = Reference voltage (0.6V typical)
RT = Top divider resistor (Must be 1kΩ)
RB = Bottom divider resistor
The top divider resistor must be 1kΩ to mitigate SEE. Connect a 4.7nF ceramic capacitor across RT to mitigate
SEE and to improve stability margins.
This pin is the enable input to the IC. This is a comparator type input with a rising threshold of 0.6V and
programmable hysteresis. Driving this pin above 0.6V enables the IC. Bypass this pin to AGND with a 10nF
ceramic capacitor to mitigate SEE.
This pin is the input for selecting the rising and falling POR (Power-On-Reset) thresholds. For a nominal 5V
supply, connect this pin to DVDD. For a nominal 3.3V supply, connect this pin to DGND. For nominal supply
voltages between 5V and 3.3V, connect this pin to DGND.
The heatsink is electrically isolated and should be connected to a thermal chassis of any potential which offers
optimal thermal relief.
TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS
PART NUMBER
LOW DOSE
ISL70001SEH
Yes
ISL70001SRH
No
FN7956 Rev 3.00
February 22, 2014
Page 5 of 21