LTC3300-1.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 LTC3300-1 데이타시트 다운로드

No Preview Available !

FEATURES
n Bidirectional Synchronous Flyback Balancing
of Up to 6 Li-Ion or LiFePO4 Cells in Series
n Up to 10A Balancing Current (Set by Externals)
n Integrates Seamlessly with the LTC680x Family of
Multicell Battery Stack Monitors
n Bidirectional Architecture Minimizes Balancing
Time and Power Dissipation
n Up to 92% Charge Transfer Efficiency
n Stackable Architecture Enables >1000V Systems
n Uses Simple 2-Winding Transformers
n 1MHz Daisy-Chainable Serial Interface with 4-Bit
CRC Packet Error Checking
n High Noise Margin Serial Communication
n Numerous Fault Protection Features
n 48-Lead Exposed Pad QFN and LQFP Packages
APPLICATIONS
n Electric Vehicles/Plug-in HEVs
n High Power UPS/Grid Energy Storage Systems
n General Purpose Multicell Battery Stacks
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and isoSPI
is a trademark of Linear Technology Corporation. All other trademarks are the property of their
respective owners.
LTC3300-1
High Efficiency Bidirectional
Multicell Battery Balancer
DESCRIPTION
The LTC®3300-1 is a fault-protected controller IC for
transformer-based bidirectional active balancing of multi-
cell battery stacks. All associated gate drive circuitry,
precision current sensing, fault detection circuitry and a
robust serial interface with built-in watchdog timer are
integrated.
Each LTC3300-1 can balance up to 6 series-connected bat-
tery cells with an input common mode voltage up to 36V.
Charge from any selected cell can be transferred at high
efficiency to or from 12 or more adjacent cells. A unique
level-shifting SPI-compatible serial interface enables
multiple LTC3300-1 devices to be connected in series,
without opto-couplers or isolators, allowing for balancing
of every cell in a long string of series-connected batteries.
When multiple LTC3300-1 devices are connected in series
they can operate simultaneously, permitting all cells in
the stack to be balanced concurrently and independently.
Fault protection features include readback capability, cy-
clic redundancy check (CRC) error detection, maximum
on-time volt-second clamps, and overvoltage shutoffs.
TYPICAL APPLICATION
High Efficiency Bidirectional Balancing
NEXT CELL ABOVE
CHARGE
SUPPLY
(ICHARGE 1-6)
CHARGE
RETURN
(IDISCHARGE 1-6)
+
CELL 12
CHARGE
RETURN
+
+
IDISCHARGE
CELL 7
CELL 6
LTC3300-1
3
SERIAL
DATA OUT
TO LTC3300-1
ABOVE
3
3
CHARGE
SUPPLY
ICHARGE
+
CELL 1
LTC3300-1
SERIAL
3 DATA IN
FROM
LTC3300-1
BELOW
NEXT CELL BELOW
33001 TA01a
Balancer Efficiency
100
DC2064A DEMO BOARD
ICHARGE = IDISCHARGE = 2.5A
VCELL = 3.6V
95
CHARGE
90 DISCHARGE
85
80
6 8 10 12
NUMBER OF CELLS (SECONDARY SIDE)
33001 TA01b
For more information www.linear.com/LTC3300-1
33001fb
1

No Preview Available !

LTC3300-1
ABSOLUTE MAXIMUM RATINGS (Note 1)
Total Supply Voltage (C6 to V)..................................36V
Input Voltage (Relative to V)
C1 ............................................................ –0.3V to 6V
I1P ........................................................ –0.3V to 0.3V
I1S, I2S, I3S, I4S, I5S, I6S..................... –0.3V to 0.3V
CSBI, SCKI, SDI........................................ –0.3V to 6V
CSBO, SCKO, SDOI................................. –0.3V to 36V
VREG, SDO................................................ –0.3V to 6V
RTONP, RTONS............–0.3V to Min[VREG + 0.3V, 6V]
TOS, VMODE, CTRL,
BOOST, WDT............... –0.3V to Min[VREG + 0.3V, 6V]
Voltage Between Pins
Cn to Cn-1*............................................... –0.3V to 6V
InP to Cn-1*........................................... –0.3V to 0.3V
BOOST+ to C6........................................... –0.3V to 6V
CSBO to SCKO, CSBO to SDOI,
SCKO to SDOI........................................ –0.3V to 0.3V
SDO Current............................................................10mA
G1P, GnP, G1S, GnS, BOOSTCurrent................ ±200mA
Operating Junction Temperature Range (Notes 2, 7)
LTC3300I-1......................................... –40°C to 125°C
LTC3300H-1........................................ –40°C to 150°C
Storage Temperature Range................... –65°C to 150°C
*n = 2 to 6
PIN CONFIGURATION
TOP VIEW
TOP VIEW
G6S 1
36 C5
I6S 2
35 G5P
G5S 3
34 I5P
I5S 4
33 C4
G4S 5
32 G4P
I4S 6
G3S 7
V49
31 I4P
30 C3
I3S 8
29 G3P
G2S 9
28 I3P
I2S 10
27 C2
G1S 11
26 G2P
I1S 12
25 I2P
UK PACKAGE
48-LEAD (7mm × 7mm) PLASTIC QFN
TJMAX
EXPOSED PAD
= 150°C,
(PIN 49)
IθSJAV=,
34°C/W, θJC = 3°C/W
MUST BE SOLDERED
TO
PCB
G6S 1
36 C5
I6S 2
35 G5P
G5S 3
34 I5P
I5S 4
33 C4
G4S 5
32 G4P
I4S 6
G3S 7
4V9
31 I4P
30 C3
I3S 8
29 G3P
G2S 9
28 I3P
I2S 10
27 C2
G1S 11
26 G2P
I1S 12
25 I2P
LXE PACKAGE
48-LEAD (7mm × 7mm) PLASTIC LQFP
TJMAX = 150°C, θJA =
EXPOSED PAD (PIN 49) IS
V20,.4M6U°CS/TWB, EθJSCO=LD3.E6R8E°CD/WTO
PCB
33001fb
2 For more information www.linear.com/LTC3300-1

No Preview Available !

LTC3300-1
ORDER INFORMATION
LEAD FREE FINISH
TAPE AND REEL
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC3300IUK-1#PBF
LTC3300HUK-1#PBF
LEAD FREE FINISH
LTC3300IUK-1#TRPBF
LTC3300HUK-1#TRPBF
TRAY
LTC3300UK-1
LTC3300UK-1
PART MARKING*
48-Lead (7mm × 7mm) Plastic QFN
48-Lead (7mm × 7mm) Plastic QFN
PACKAGE DESCRIPTION
–40°C to 125°C
–40°C to 150°C
TEMPERATURE RANGE
LTC3300ILXE-1#PBF
LTC3300ILXE-1#PBF
LTC3300LXE-1
48-Lead (7mm × 7mm) Plastic eLQFP –40°C to 125°C
LTC3300HLXE-1#PBF
LTC3300HLXE-1#PBF LTC3300LXE-1
48-Lead (7mm × 7mm) Plastic eLQFP –40°C to 150°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
E LECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
Cju3nc=ti1o0n.8teV,mCp2er=a7tu.r2eV,raCn1g=e,3o.6thV,erVwi=se0sV,peucnilfeicsastoiothnesrawrieseatnToAte=d.25°C. (Note 2) BOOST+ = 25.2V, C6 = 21.6V, C5 = 18V, C4 = 14.4V,
SYMBOL
PARAMETER
DC Specifications
IQ_SD
Supply Current When Not
Balancing (Post Suspend or Pre
First Execute)
IQ_ACTIVE
Supply Current When Balancing
(Note 3)
CONDITIONS
Measured at C1, C2, C3, C4, C5
Measured at C6
Measured at BOOST+
Balancing C1 Only (Note 4 for V, C2, C6)
Measured at C1
Measured at C2, C3, C4, C5
Measured at C6
Measured at BOOST+
Balancing C2 Only (Note 4 for C1, C3, C6)
Measured at C1
Measured at C2
Measured at C3, C4, C5
Measured at C6
Measured at BOOST+
Balancing C3 Only (Note 4 for C2, C4, C6)
Measured at C1, C4, C5
Measured at C2
Measured at C3
Measured at C6
Measured at BOOST+
Balancing C4 Only (Note 4 for C3, C5, C6)
Measured at C1, C2, C5
Measured at C3
Measured at C4
Measured at C6
Measured at BOOST+
Balancing C5 Only (Note 4 for C4, C6)
Measured at C1, C2, C3
Measured at C4
Measured at C5
Measured at C6
Measured at BOOST+
Balancing C6 Only (Note 4 for C5, C6, BOOST+)
Measured at C1, C2, C3, C4
Measured at C5
Measured at C6
Measured at BOOST+ (BOOST = V)
Measured at BOOST+ (BOOST = VREG)
MIN TYP MAX UNITS
01
7 16 25
0 10
250 375
70 105
560 840
0 10
–105 –70
250 375
70 105
560 840
0 10
70 105
–105 –70
250 375
560 840
0 10
70 105
–105 –70
250 375
560 840
0 10
70 105
–105 –70
250 375
560 840
0 10
70 105
–105 –70
740 1110
60 90
0 10
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
For more information www.linear.com/LTC3300-1
33001fb
3

No Preview Available !

LTC3300-1
E LECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
Cju3nc=ti1o0n.8teV,mCp2er=a7tu.r2eV,raCn1g=e,3o.6thV,erVwi=se0sV,peucnilfeicsastoiothnesrawrieseatnToAte=d.25°C. (Note 2) BOOST+ = 25.2V, C6 = 21.6V, C5 = 18V, C4 = 14.4V,
SYMBOL
IQ_EXTRA
VCELL|MIN
PARAMETER
Supply Current Extra
(Serial I/O in Current Mode)
Minimum Cell Voltage (Rising)
Required for Primary Gate Drive
VCELL|MIN(HYST) VCELL|MIN Comparator Hysteresis
VCELL|MAX
Maximum Cell Voltage (Rising)
Before Disabling Balancing
VCELL|MAX(HYST) VCELL|MAX Comparator Hysteresis
VCELL|RECONNECT Maximum Cell Voltage (Falling) to
Re-Enable Balancing
VREG
VREG|POR
Regulator Pin Voltage
VREG Voltage (Rising) for
Power-On Reset
CONDITIONS
Additional Current Measured at C6, VMODE = V
(CSBI Logic Low, SCKI and SDI Both Logic High;
Refer to IIL1, IIH1, IOH1, IOL1 Specs)
Cn to Cn – 1 Voltage to Balance Cn, n = 2 to 6
C1 Voltage to Balance C1
Cn + 1 to Cn Voltage to Balance Cn, n = 1 to 5
BOOST+ to C6 Voltage to Balance C6, BOOST = V
C1, Cn to Cn – 1 Voltage to Balance Any Cell,
n = 2 to 6
9V ≤ C6 ≤ 36V, 0mA ≤ ILOAD ≤ 20mA
l
l
l
l
l
l
l
MIN
1.8
1.8
1.8
1.8
4.7
4.25
4.4
TYP MAX UNITS
3.75 mA
2 2.2
2 2.2
2 2.2
2 2.2
70
5 5.3
0.5
4.8 5.2
4.0
V
V
V
V
mV
V
V
V
V
V
VREG|MIN
fMorinSimecuomndVaRrEyGGVaoteltaDgreiv(eFalling)
VREG Voltage to Balance Cn, n = 1 to 6
l 3.8
V
IREG_SC
Regulator Pin Short Circuit Current
Limit
VREG = 0V
VRTONP
VRTONS
IWDT_RISING
IWDT_FALLING
VPEAK_P
RTONP Servo Voltage
RTONS Servo Voltage
WDT Pin Current, Balancing
WDT Pin Current as a Percentage
of IWDT_RISING, Secondary OV
Primary Winding Peak Current
Sense Voltage
RRTONP = 20kΩ
RRTONS = 15kΩ
RTONS = 15kΩ, WDT = 0.5V
RTONS = 15kΩ, WDT = 2V
I1P
InP to Cn – 1, n = 2 to 6
VPEAK_S
VPEAK_P Matching (All 6)
Secondary Winding Peak Current
Sense Voltage
±[(Max – Min)/(Max + Min)] • 100%
I1S
InS to Cn – 1, n = 2 to 6, CTRL = 0 Only
VZERO_P
VPEAK_S Matching (All 6)
Primary Winding Zero Current
Sense Voltage (Note 5)
±[(Max – Min)/(Max + Min)] • 100%
I1P
InP to Cn – 1, n = 2 to 6
VZERO_S
NVZoErRmOa_lPizMedattcohMinigd-(RAalln6g)e VPEAK_P
Secondary Winding Zero Current
Sense Voltage (Note 5)
±{[(Max
(Note 6)
Min)/2]/(VPEAK_P|MIDRANGE)}
100%
I1S
InS to Cn – 1, n = 2 to 6, CTRL = 0 Only
RBOOST_L
RBOOST_H
TSD
VZERO_S Matching (All 6)
Normalized to Mid-Range VPEAK_S
BOOSTPin Pull-Down RON
BOOSTPin Pull-Up RON
Thermal Shutdown Threshold
(Note 7)
±{[(Max – Min)/2]/(VPEAK_S|MIDRANGE)} • 100%
(Note 6)
Measured at 100mA Into Pin, BOOST = VREG
Measured at 100mA Out of Pin, BOOST = VREG
Rising Temperature
THYS Thermal Shutdown Hysteresis
Timing Specifications
tr_P Primary Winding Gate Drive Rise G1P Through G6P, CGATE = 2500pF
Time (10% to 90%)
tf_P Primary Winding Gate Drive Fall G1P Through G6P, CGATE = 2500pF
Time (90% to 10%)
l 1.158
l 1.158
l 72
l 85
l 45
l 45
l
l 45
l 45
l
l –7
l –7
l
l –12
l –12
l
55
1.2 1.242
1.2 1.242
80 88
87.5 90
50 55
50 55
±1.7 ±5
50 55
50 55
±0.5 ±3
–2 3
–2 3
±1.7 ±5
–7 –2
–7 –2
±0.5 ±3
2.5
4
155
10
35 70
20 40
mA
V
V
µA
%
mV
mV
%
mV
mV
%
mV
mV
%
mV
mV
%
Ω
Ω
°C
°C
ns
ns
33001fb
4 For more information www.linear.com/LTC3300-1

No Preview Available !

LTC3300-1
E LECTRICAL CHAR ACTERISTICS The l denotes the specifications which apply over the full operating
Cju3nc=ti1o0n.8teV,mCp2er=a7tu.r2eV,raCn1g=e,3o.6thV,erVwi=se0sV,peucnilfeicsastoiothnesrawrieseatnToAte=d.25°C. (Note 2) BOOST+ = 25.2V, C6 = 21.6V, C5 = 18V, C4 = 14.4V,
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
tr_S
tf_S
tONP|MAX
Secondary Winding Gate Drive
Rise Time (10% to 90%)
Secondary Winding Gate Drive Fall
Time (90% to 10%)
Primary Winding Switch Maximum
On-Time
G1S, CGATE = 2500pF
G2S Through G6S, CTRL = 0 Only, CGATE = 2500pF
G1S, CGATE = 2500pF
G2S Through G6S, CTRL = 0 Only, CGATE = 2500pF
RRTONP = 20kΩ (Measured at G1P-G6P)
l
6
30 60
30 60
20 40
20 40
7.2 8.4
ns
ns
ns
ns
µs
tONS|MAX
tONP|MAX Matching (All 6)
Secondary Winding Switch
Maximum On-Time
±[(Max – Min)/(Max + Min)] • 100%
RRTONS = 15kΩ (Measured at G1S-G6S)
l
l1
±1 ±4
1.2 1.4
%
µs
tDLY_START
tONS|MAX Matching (All 6)
Delayed Start Time After New/
Different Balance Command or
Recovery from Voltage/Temp Fault
±[(Max – Min)/(Max + Min)] • 100%
l
±1 ±4
2
%
ms
Voltage Mode Timing Specifications
t1 SDI Valid to SCKI Rising Setup Write Operation
l 10
ns
t2 SDI Valid from SCKI Rising Hold Write Operation
l 250
ns
t3 SCKI Low
l 400
ns
t4 SCKI High
l 400
ns
t5 CSBI Pulse Width
l 400
ns
t6 SCKI Rising to CSBI Rising
l 100
ns
t7 CSBI Falling to SCKI Rising
l 100
ns
t8
SCKI Falling to SDO Valid
Read Operation
l 250 ns
fCLK Clock Frequency
l 1 MHz
tWD1
Watchdog Timer Timeout Period WDT Assertion Measured from Last Valid
Command Byte
l 0.75
1.5 2.25 second
tWD2
Watchdog Timer Reset Time
WDT Negation Measured from Last Valid
Command Byte
l
1.5 5
µs
Current Mode Timing Specifications
tPD1 CSBI to CSBO Delay
tPD2 SCKI Rising to SCKO Delay
tPD3 SDI to SDOI Delay
tPD4 SCKI Falling to SDOI Valid
tPD5 SCKI Falling to SDI Valid
tSCKO
SCKO Pulse Width
Voltage Mode Digital I/O Specifications
CCSBO = 150pF
CSCKO = 150pF
CSDOI = 150pF, Command Byte
CSDOI = 150pF, Write Balance Command
CSDI = 150pF, Read Operation
CSCKO = 150pF
l
l
l
l
l
600
300
300
300
300
100
ns
ns
ns
ns
ns
ns
VIH
Digital Input Voltage High
Pins CSBI, SCKI, SDI; VMODE = VREG
Pins CTRL, BOOST, VMODE, TOS
Pin WDT
l VREG – 0.5
l VREG – 0.5
l2
V
V
V
VIL
Digital Input Voltage Low
Pins CSBI, SCKI, SDI; VMODE = VREG
Pins CTRL, BOOST, VMODE, TOS
Pin WDT
l
l
l
0.5 V
0.5 V
0.8 V
IIH
Digital Input Current High
Pins CSBI, SCKI, SDI; VMODE = VREG
PPiinnsWCDTTR,LT,imBOedOSOTu,tVMODE, TOS
–1 0 1
–1 0 1
–1 0 1
µA
µA
µA
IIL
Digital Input Current Low
Pins CSBI, SCKI, SDI; VMODE = VREG
PPiinnsWCDTTR,LN,oBtOBOaSlaTn,cVinMgODE, TOS
–1 0 1
–1 0 1
–1 0 1
µA
µA
µA
For more information www.linear.com/LTC3300-1
33001fb
5