ISL6263.pdf 데이터시트 (총 19 페이지) - 파일 다운로드 ISL6263 데이타시트 다운로드

No Preview Available !

®
Data Sheet
June 10, 2010
ISL6263
FN9213.2
5-Bit VID Single-Phase Voltage Regulator
for IMVP-6+ Santa Rosa GPU Core
The ISL6263 IC is a Single-Phase Synchronous-Buck PWM
voltage regulator featuring Intersil’s Robust Ripple Regulator
(R3) Technology™. The ISL6263 is an implementation of the
Intel® Mobile Voltage Positioning (IMVP) protocol for GPU
Render Engine core power. Integrated MOSFET drivers,
bootstrap diode, and droop amplifier result in lower
component cost and smaller implementation area.
Intersil’s R3 Technology™ combines the best features of
both fixed-frequency PWM and hysteretic PWM, delivering
excellent light-load efficiency and superior load transient
response by commanding variable switching frequency
during the transitory event.
To maximize light load efficiency, the ISL6263 automatically
transitions between continuous-conduction-mode (CCM)
and discontinuous-conduction-mode (DCM.) During DCM
the low-side MOSFET enters diode-emulation-mode (DEM.)
DEM is enabled whenever a Render Suspend state has
been set on the VID inputs. Optionally, DEM can be enabled
for all VID states by setting the FDE pin high. The ISL6263
has an audio filter that can be enabled in any Render
Suspend state by pulling the AF_EN pin high. The audio
filter prevents the PWM switching frequency from entering
the audible spectrum due to extremely light load while in
DEM.
The Render core voltage can be dynamically programmed
from 0.41200V to 1.28750V by the five VID input pins
without requiring sequential stepping of the VID states. The
ISL6263 uses the same capacitor for the soft-start slew-rate
and for the dynamic VID slew-rate by internally connecting
the SOFT pin to the appropriate current source. Processor
socket Kelvin sensing is accomplished with an integrated
unity-gain true differential amplifier.
Features
• Precision single-phase core voltage regulator
- 0.5% system accuracy 0°C to +100°C
- Differential remote GPU die voltage sensing
- Differential droop voltage sensing
• Applications up to 25A
• Input voltage range: +5.0V to +25.0V
• Programmable PWM frequency: 200kHz to 500kHz
• Pre-biased output start-up capability
• 5-bit voltage identification input (VID)
- 1.28750 to 0.41200V
- 25.75mV steps
- Sequential or non-sequential VID change on-the-fly
• Selectable diode emulation mode
- Render Suspend mode only
- Render Performance and Render Suspend mode
• Selectable audio filter in render suspend mode
• Integrated MOSFET drivers and bootstrap diode
• Choice of current sensing schemes
- Lossless inductor DCR current sensing
- Precision resistive current sensing
• Overvoltage, undervoltage, and overcurrent protection
• Pb-free plus anneal available (RoHS compliant)
Pinout
ISL6263 (32 LD 5x5 QFN)
TOP VIEW
32 31 30 29 28 27 26 25
RBIAS 1
24 VID1
SOFT 2
23 VID0
OCSET 3
22 PVCC
VW 4
COMP 5
GND PAD
(BOTTOM)
21 LGATE
20 PGND
FB 6
19 PHASE
VDIFF 7
18 UGATE
VSEN 8
17 BOOT
9 10 11 12 13 14 15 16
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006, 2010. All Rights Reserved. R3 Technology™ is a trademark of Intersil Americas Inc.
All other trademarks mentioned are the property of their respective owners.

No Preview Available !

ISL6263
Ordering Information
PART NUMBER
(Notes 2, 3)
PART
MARKING
TEMP RANGE
(°C)
PACKAGE
(Pb-Free)
PKG.
DWG. #
ISL6263CRZ
ISL 6263CRZ
-10 to 100
32 Ld 5x5 QFN
L32.5x5
ISL6263CRZ-T
(Note 1)
ISL 6263CRZ
-10 to 100
32 Ld 5x5 QFN Tape & Reel
L32.5x5
NOTES:
1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-
020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6263. For more information on MSL please see techbrief TB363.
2 FN9213.2
June 10, 2010

No Preview Available !

Block Diagram
VDD
VSS
RBIAS
OCSET
VSUM
DFB
DROOP
VO
VSEN
RTN
VDIFF
VID0
VID1
VID2
VID3
VID4
VREF
+ 1.545V
↓↓
1:1
OCP
++
I2UA VR_ON
×2
SCP
+
+
−+
Σ
++
VID DAC
ISS
IDVID
+
E/A
PGOOD
POR
VREF
PGOOD
SHORT
CIRCUIT
OVER
CURRENT
UNDER
VOLTAGE
OVER
VOLTAGE
FAULT
LATCH
PWM
CONTROL
DIODE
EMULATION
AUDIBLE
FREQUENCY
FILTER
SEVERE
OVERVOLTAGE
SOFT
CROWBAR
CONTROL
DRIVER
SHOOT THROUGH
PROTECTION
DRIVER
+
gmVin PWM
V W R3
MODULATOR
+
gmVsoft VCOMP
SOFT
FB
COMP
VIN
FIGURE 1. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF THE ISL6263
BOOT
UGATE
PHASE
PVCC
LGATE
PGND
FDE
AF_EN
VW

No Preview Available !

ISL6263
Simplified Application Circuit for DCR Current Sensing
RVDD
CVDD
RRBIAS
CSOFT
RI2UA
VDD
RBIAS
SOFT
I2UA
PVCC
VIN
UGATE
BOOT
CPVCC
QHS
V5V
VCC_SNS
VSS_SNS
PGOOD
VID<0:4>
VR_ON
AF_EN
FDE
VSEN
RTN
PHASE
LGATE
PGND
VW
RFSET
CFSET
ISL6263
VSUM
VO
CBOOT
LOUT
QLS
RS
RNTC
CN RNTCP
RNTCS
CCOMP1
RCOMP CCOMP2
RDIFF2
CDIFF
RDIFF1
COMP
FB
OCSET
DFB
VDIFF
VSS
DROOP
RGND
0
ROCSET RDRP1
RDRP2
CDRP
VIN
CIN
VCCGFX
COUT
FIGURE 2. ISL6263 GPU RENDER-CORE VOLTAGE REGULATOR SOLUTION WITH DCR CURRENT SENSING
4 FN9213.2
June 10, 2010

No Preview Available !

ISL6263
Simplified Application Circuit for Resistive Current Sensing
RVDD
CVDD
RRBIAS
CSOFT
RI2UA
VDD
RBIAS
SOFT
I2UA
PVCC
VIN
UGATE
BOOT
V5V
CPVCC
QHS
VCC_SNS
VSS_SNS
PGOOD
VID<0:4>
VR_ON
AF_EN
FDE
VSEN
RTN
PHASE
LGATE
PGND
VW
RFSET
CFSET
ISL6263
VSUM
VO
CBOOT
LOUT
RSNS
QLS
RS
CN
CCOMP1
RCOMP CCOMP2
RDIFF2
CDIFF
RDIFF1
COMP
FB
OCSET
DFB
VDIFF
VSS
DROOP
RGND
0
ROCSET RDRP1
RDRP2
CDRP
VIN
CIN
VCCGFX
COUT
FIGURE 3. ISL6263 GPU RENDER-CORE VOLTAGE REGULATOR SOLUTION WITH RESISTIVE CURRENT SENSING
5 FN9213.2
June 10, 2010