FZL4145D.pdf 데이터시트 (총 10 페이지) - 파일 다운로드 FZL4145D 데이타시트 다운로드

No Preview Available !

Quad Driver Incl. Short-Circuit Signaling
Bipolar IC
Features
q Short-circuit shutdown with clock generator
q Four driver circuits for controlling
power transistors
q Overload and short-circuit signaling
FZL 4145 D
P-DIP-18-1
Type
FZL 4145 D
Ordering Code
Q67000-H8437
Package
P-DIP-18-1
General Description
The IC comprises four driver circuits capable of driving power transistors for high output
currents. The output transistors are protected against short-circuit to ground and supply
voltage. The input threshold can be adjusted between 1.5 V and 7 V. Overload or short-
circuit failure at an output will be indicated at pin SQ (signaling output).
Functional Description
Each driver circuit has one active high driver input Dl and a common enable input (ENA)
(active high) is provided for all stages. The (Q) outputs are designed to drive the output
transistors. The load current is sampled via pin W. If the load current exceeds the preset
value, the output stage switches off. Switching-on again is provided by the built-in clock
generator. Its operation requires an external capacitor CT at pin C. If CT is bridged by a
break-key, switching on can only be carried out by operating a key. The duty cycle of the
clock generator is 1:50 (e.g. 40 µs/2 ms with CT = 33 nF).
In case of overcurrent or short-circuit failure at any output stage the signaling output
(SQ) will go low. In clock-governed operation (i.e. when there is automatic switching on
by the clock and not by a key), SQ goes high and low at the clock rate as long as a short-
circuit or overload exists. SQ is an open-collector output.
Unused W pins must be connected to Vs. Open W pins would simulate a short-circuit and
activate the signaling output.
Semiconductor Group
1
09.94

No Preview Available !

Pin Configuration
(top view)
FZL 4145 D
Semiconductor Group
2

No Preview Available !

FZL 4145 D
DI
ENA
C
Q
TS
W
SQ
GND
Driver inputs
Enable input
Clock capacitor
Outputs
Input for threshold switching
Input for output current limiter
Signaling output
Ground
Block Diagram
The switching threshold at inputs Dl and ENA can be adjusted between 1.5 V and 7 V
via connection TS:
VTS = 0 V;
VTS = 0 to 5 V;
VTS = VS:
input threshold = 1.5 V (for 5 V logic)
input threshold = VTS + 1.5 V
input threshold = 7 V (for 12/15 V and 24/28 V logic)
If the output is disabled due to the logic states of inputs Dl or ENA this disable is effective
over the total supply voltage range between VS = 0 V and VS = 35 V.
The inputs are protected with clamp diodes.
Semiconductor Group
3

No Preview Available !

FZL 4145 D
Absolute Maximum Ratings
Parameter
Symbol
Limit Values
min.
max.
Supply voltage
VS
– 0.3
35
VS
– 0.3
45
Input voltage at Dl and ENA
Voltage at TS and SQ
Output voltage VQ
and voltage at C
Voltage at W
VDI, ENA
VTS, SQ
VQ, VC
VW
Input current at DI and ENA IDI, ENA
IDI, ENA
– 0.3
– 0.3
– 0.3
VS – 5
–3
–6
35
45
VS
VS
1
2
IDI, ENA
–6
5
Output current at SQ
Power dissipation of
all input diodes
Storage temperature
Thermal resistance
system - air
system - case
ISQ
Ptot
Tstg
Rth SA
Rth SC
– 65
8
50
125
65
45
Unit Remarks
V
V 100 ms duration,
1 s interval
V 1)
V
V
V 3)
mA 2)
mA 2) 100 ms duration,
1 s interval
mA 2) 100 µs duration,
1 ms interval
mA
mW
°C
K/W
K/W
Operating Range
Supply voltage for
input threshold
1.5 V
1.5 V to 6.5 V
7V
VS
VS
VS
4.5 35
VTS + 4.5 35
10 35
V
V
V
Ambient temperature
TA
– 25 85
°C
Notes: 1) VDI, ENA > 35 V requires a protective resistor before Dl, ENA.
2) VDI, ENA may increase to more than 35 V during current nodes.
3) Unused W connections must be connected to VS.
VTS = 0 V
VTS = 0 V to 5 V
VTS = VS
Semiconductor Group
4

No Preview Available !

FZL 4145 D
Characteristics
Supply voltage 4.5 V VS 30 V
Parameter
Symbol
Limit Values
min. typ. max.
Unit Test
Condition
Supply current
IS
H-input voltage at DI, ENA
H-input voltage at DI, ENA
L-input voltage at DI, ENA
L-input voltage at DI, ENA
VIH
VIH
VIL
VIL
Input current at DI, ENA IDI, ENA
2
8
50
6
8.5 mA VENA = 0 V,
VW = VS
V VTS = 0 V
V VTS = VS
0.7 V VTS = 0 V
6 V VTS = VS
200 µA 0.5 V VDI, ENA
30 V
L-output voltage at SQ
Output current
available1)
VSQ L
IQ
IQ
Current from TS
Switching threshold at W
Current in W
Current from C
Current in C
Upper switching
threshold at C
Lower switching
threshold at C
Saturation voltage at T2)
ITS
VW
IW
IC
IC
VCU
VCL
VQ R
H-output voltage
VQ H
0.5 V
1.5 2.5
1.7
mA
mA
2 10 µA
VS – 0.6 VS – 0.5 VS – 0.4 V
12 20
0.6 1
100 µA
34 µA
1.7 mA
ISQ = 5 mA
VQ = VS – 1.5 V
TA = 0 °C
VQ = VS – 1.5 V
VTS = 0 V
TA = 20 °C
TA = 20 °C
1.6 2.1 1.7 V TA = 20 °C
0.6 0.9 1.2 V TA = 20 °C
VS – 0.3
V VW = VS – 2 V,
IQ = 0
VS VS
V VENA = 0 V
0.25 0.02
1) The actual output current is typically 0.5 mA higher, a value which is required as current for the
short-circuit protection. However, only the value specified above is available to drive the external
output transistors.
2) See block diagram
Semiconductor Group
5