93CS20F.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 93CS20F 데이타시트 다운로드

No Preview Available !

TMP93CS20
Low Voltage/Low Power
CMOS 16-Bit Microcontroller
TMP93CS20F
1. Outline and Device Characteristics
The TMP93CS20 is high-speed, advanced 16-bit microcontroller. It enables low-voltage and
low-power-consumption operation.
The TMP93CS20 is housed in 144-pin flat packages.
The device characteristics are as follows:
(1) Original 16-bit CPU (900/L CPU)
TLCS-90 instruction mnemonic upward compatible
16-Mbyte linear address space
General-purpose registers, register bank system
16-bit multiplication, 16-bit division, bit transfer and bit manipulation instructions
Micro DMA: 4 channels (1.6 µs per 2 bytes at 20 MHz)
(2) Minimum instruction execution time: 200 ns at 20 MHz
(3) Internal RAM: 2 Kbytes
Internal ROM: 64 Kbytes
(4) LCD driver
Boosting circuit (Reference voltage external input)
Maximum 40 segments × 4 commons
1/4, 1/3, 1/2 duty, static driving selection
(5) Timer for realtime clock: 1 channel
(6) 8-bit timer: 4 channels
(7) 16-bit timer: 4 channels
030619EBP1
The information contained herein is subject to change without notice.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by
TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by
implication or otherwise under any patent or patent rights of TOSHIBA or others.
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most
recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the “Handling Guide for
Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc..
The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal
equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are
neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor
failure of which may cause loss of human life or bodily injury (“Unintended Usage”). Unintended Usage include atomic energy control
instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments,
medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made
at the customer’s own risk.
The products described in this document are subject to the foreign exchange and foreign trade laws.
TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
and regulations.
For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality
and Reliability Assurance/Handling Precautions.
Purchase of TOSHIBA I2C components conveys a license under the Philips I2C Patent Rights to use
these components in an I2C system, provided that the system conforms to the I2C Standard
Specification as defined by Philips.
93CS20-1
2004-02-10

No Preview Available !

(8) Serial interface: 2 channels
UART/synchronous mode: 1 channel
UART: 1 channel
(9) Serial bus interface: 1 channel
I2C bus mode/clock-synchronous 8-bit SIO mode
(10) 10-bit AD converter: 8 channels
(11) Large current drive port: 8 ports (Port A)
(12) Watchdog timer
(13) Key-on wakeup (Key input interrupt)
(14) Interrupt functions
9 CPU interrupts (SWI instruction, and illegal instruction)
24 internal interrupts
12 external interrupts
7-level priority can be set.
(15) I/O ports: 88 pins (including XT1, XT2)
Large current output: 8 pins, LED can be directly driven.
(16) Standby function: 4 HALT modes (RUN, IDLE2, IDLE1, STOP)
(17) Clock gear function
Clock gear: High-frequency clock can be changed from fc to fc/16.
Dual clock operation
(18) Operating voltage
Vcc = 2.7 to 5.5 V
(19) Package
P-LQFP144-1616-0.40
TMP93CS20
93CS20-2
2004-02-10

No Preview Available !

TMP93CS20
ADTRG (P37)
AN0 to AN7 (P50 to P57)
AVCC
AVSS
VREFH
VREFL
SCK (P60)
SO/SDA (P61)
SI/SCL (P62)
TXD0 (P63)
RXD0 (P64)
SCLK0/ CTS0 (P65)
TXD1 (P80)
RXD1 (P81)
TI0 (P66)
TO1 (P67)
TI2 (P82)
TO3 (P83)
TI4 (P40)
TO4 (P41)
TI6 (P42)
TO6 (P43)
KEY0 to KEY7
(P40 to P47)
10-bit 8-channel
AD
converter
Serial bus
interface
Serial I/O
(Channel 0)
XWA
XBC
XDE
XHL
XIX
XIY
XIZ
XSP
CPU (900/L)
WA
BC
DE
HL
IX
IY
IZ
SP
32 bits
SR F
PC
OSC1
Clock gear
OSC2
Serial I/O
(Channel 1)
8-bit timer
(Timer 0)
8-bit timer
(Timer 1)
8-bit timer
(Timer 2)
8-bit timer
(Timer 3)
16-bit timer
(Timer 4)
16-bit timer
(Timer 6)
Key wakeup
(KEY0 to KEY7)
Real time
counter
2-Kbyte RAM
64-Kbyte ROM
Port 0
Port 1
Port 2
16-bit timer
(Timer 8)
16-bit timer
(Timer A)
Watchdog
timer
Interrupt
controller
LCD driver
Note: The item in parentheses ( ) are the initial setting after reset.
Figure 1.1 TMP93CS20 Block Diagram
VCC [3]
VSS [8]
X1
X2
XT1 (P86)
XT2 (P87)
CLK
ALE
SCOUT (P73)
EA
RESET
RD (P30)
WR (P31)
HWR (P32)
WAIT (P84)
P00 to P07
(AD0 to AD7)
P10 to P17
(AD8/A8 to AD15/A15)
P20 to P27
(A0/A16 to A7/A23)
TI8/INT8 (P70)
TI9/INT9 (P71)
TO8 (P72)
TIA/INTA (P74)
TIB/INTB (P75)
TOA (P76)
NMI (P77)
INT0 to INT4 (P33 to P37)
INT7 (P66)
V1 to V3
C0 to C1
SEG0 to SEG23
SEG24 to SEG39 (P90 to PA7)
COM0 to COM3
93CS20-3
2004-02-10

No Preview Available !

TMP93CS20
2. Pin Assignment and Functions
The assignment of input and output pins for the TMP93CS20, their names and functions are
described below.
2.1 Pin Assignment
Figure 2.1.1 shows pin assignment of the TMP93CS20F.
(SEG34) PA2
(SEG35) PA3
(SEG36) PA4
(SEG37) PA5
(SEG38) PA6
(SEG39) PA7
( RD ) P30
VSS
( WR ) P31
( HWR ) P32
(INT0) P33
(INT1) P34
(INT2) P35
(INT3) P36
(INT4/ ADTRG ) P37
VREFH
VREFL
(AN7) P57
(AN6) P56
(AN5) P55
(AN4) P54
(AN3) P53
(AN2) P52
(AN1) P51
(AN0) P50
AVCC
AVSS
VSS
VCC
(AD0) P00
(AD1) P01
(AD2) P02
(AD3) P03
(AD4) P04
(AD5) P05
(AD6) P06
108
109
110 105
115
120
125
130
135
140
144
1
5
100
10
95 90 85
TMP93CS20F
LQFP144
Top view
15 20 25
80
30
73
72
75
70
65
60
55
50
45
40
35
37
36
COM3
COM2
COM1
COM0
C1
C0
V3
VCC
VSS
V2
V1
P47 (KEY7)
P46 (KEY6)
P45 (KEY5)
P44 (KEY4)
P43 (TO6/KEY3)
P42 (TI6/KEY2)
P41 (TO4/KEY1)
P40 (TI4/KEY0)
P85
P84 ( WAIT )
P83 (TO3)
P82 (TI2)
P81 (RXD1)
P80 (TXD1)
P77 ( NMI )
P76 (TOA)
P75 (TIB/INTB)
VSS
P74 (TIA/INTA)
P73 (SCOUT)
P72 (TO8)
P71 (TI9/INT9)
P70 (TI8/INT8)
P67 (TO1)
P66 (TI0/INT7)
Figure 2.1.1 Pin Assignment (144-pin LQFP)
93CS20-4
2004-02-10

No Preview Available !

TMP93CS20
2.2 Pin Names and Functions
The names of the input/output pins and their functions are described below. Table 2.2.1 shows
pin names and functions.
Table 2.2.1 Pin Names and Function (1/3)
Pin Names
P00 to P07
AD0 to AD7
P10 to P17
AD8 to AD15
A8 to A15
P20 to P27
Number of
Pins
8
8
8
A0 to A7
A16 to A23
P30
RD
P31
WR
P32
HWR
P33
INT0
1
1
1
1
P34
INT1
P35
INT2
P36
INT3
P37
INT4
1
1
1
1
ADTRG
P40
TI4
KEY0
P41
TO4
KEY1
P42
TI6
KEY2
P43
TO6
KEY3
P44 to P47
KEY4 to KEY7
1
1
1
1
4
I/O
I/O
I/O
I/O
I/O
Output
I/O
Output
Output
Output
Output
Output
Output
I/O
Output
I/O
Input
I/O
Input
I/O
Input
I/O
Input
I/O
Input
Input
I/O
Input
Input
I/O
Output
Input
I/O
Input
Input
I/O
Output
Input
I/O
Input
Functions
Port 0: I/O port that allows I/O to be selected at the bit level.
Address and data (Lower): Bits 0 to 7 for address and data bus.
Port 1: I/O port that allows I/O to be selected at the bit level.
Address and data (Upper): Bits 8 to 15 for address and data bus.
Address: Bits 8 to 15 for address bus.
Port 2: I/O port that allows I/O to be selected at the bit level.
(with pull-up resistor.)
Address: Bits 0 to 7 for address bus.
Address: Bits 16 to 23 for address bus.
Port 30: Output port.
Read: Strobe signal for reading external memory.
(Read when reading internal memory at P3<P30> = 0, P3FC<P30F> = 1.)
Port 31: Output port.
Write: Strobe signal for writing data on pins AD0 to AD7.
Port 32: I/O port (with pull-up resistor).
High write: Strobe signal for writing data on pins AD8 to AD15.
Port 33: I/O port (with pull-up resistor).
Interrupt request pin 0: Interrupt request pin with programmable
level/rising/falling edge.
Port 34: I/O port (with pull-up resistor).
Interrupt request pin 1: Interrupt request pin with programmable rising/falling
edge.
Port 35: I/O port (with pull-up resistor).
Interrupt request pin 2: Interrupt request pin with programmable rising/falling
edge.
Port 36: I/O port (with pull-up resistor).
Interrupt request pin 3: Interrupt request pin with programmable rising/falling
edge.
Port 37: I/O port (with pull-up resistor).
Interrupt request pin 4: Interrupt request pin with programmable rising/falling
edge.
AD converter external start trigger input.
Port 40: I/O port (with pull-up resistor).
Timer input 4: 16-bit timer 4 input.
Key input 0: Key-on wakeup pin 0.
Port 41: I/O port (with pull-up resistor).
Timer output 4: 16-bit timer 4 output.
Key input 1: Key-on wakeup pin 1.
Port 42: I/O port (with pull-up resistor).
Timer input 6: 16-bit timer 6 input.
Key input 2: Key-on wakeup pin 2.
Port 43: I/O port (with pull-up resistor).
Timer output 6: 16-bit timer 6 output.
Key input 3: Key-on wakeup pin 3.
Port 44 to 47: I/O port (with pull-up resistor).
Key input 4 to 7: Key-on wakeup pin 4 to 7.
93CS20-5
2004-02-10